TMS32010 User's Citicle 1983

16/32-bit Digital Signal Processor





TMS32010 USER'S GUIDE

16/32-BIT DIGITAL SIGNAL PROCESSOR



IMPORTANT NOTICE

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

Texas Instruments assumes no responsibility for infringement of patents or rights of others based on Texas Instruments applications assistance or product specifications, since TI does not possess full access to data concerning the use or applications of customer's products. TI also assumes no responsibility for customer product designs.

Copyright © 1983 Texas Instruments ISBN 0-904047-38-5

Edited by Paul Strzelecki, B.Sc.

ARCHITECTURE	2
INSTRUCTIONS	3
METHODOLOGY FOR APPLICATION DEVELOPMENT	4
PROCESSOR RESOURCE MANAGEMENT	5
INPUT/OUTPUT DESIGN TECHNIQUES	6
MACRO LANGUAGE INSTRUCTIONS	7
DIGITAL SIGNAL PROCESSING	8
DEVELOPMENT SUPPORT/PART ORDER INFORMATION	А

INTRODUCTION



TABLE OF CONTENTS

SEC	TION		PAGE
1.	INTRO	ODUCTION	
	1.2	Typical Applications	1-1
	1.3	Key Features	1-2
	1.4	How To Use the TMS32010 Manual	
		1.4.1 Glossary of Basic TMS32010 Hardware Terms	
		1.4.2 References	1-6
2.	ΔRCH	HITECTURE	2-1
۷.	2.1	Architectural Overview	
	2.1	2.1.1 Harvard Architecture	
	2.2	Arithmetic Elements	_
	۷.۷	2.2.1 ALU	
		2.2.1.1 Overflow Mode (OVM)	
		2.2.2 Accumulator	
		2.2.2.1 Accumulator Status	
		2.2.3 Multiplier	
		2.2.4 Shifters	
		2.2.4.1 Barrel Shifter	
		2.2.4.2 Parallel Shifter	
	2.3	Data Memory	
	2.0	2.3.1 Data Memory Addressing	
		2.3.1.1 Indirect Addressing	
		2.3.1.2 Direct Addressing	
	2.4	Registers	
		2.4.1 Auxiliary Registers	
		2.4.2 Auxiliary Register Pointer	
	2.5	Program Memory	
		2.5.1 Modes of Operation	
		2.5.1.1 Microcomputer Mode	
		2.5.1.2 Microprocessor Mode	
		2.5.2 Using External Program Memory	
	2.6	Program Counter and Stack	
		2.6.1 Program Counter	
		2.6.2 Stack	
		2.6.2.1 Stack Overflow	
	2.7	Status Register	
		2.7.1 Saving Status Register	
	2.8	Input/Output Functions	
		2.8.1 IN and OUT	
		2.8.2 Table Read (TBLR) and Table Write (TBLW)	
		2.8.3 Address Bus Decoding	
	2.9	BIO Pin	_
		Interrupts	
		Reset	
		Clock/Oscillator	
		Pin Descriptions	

3.		RUCTIO	DNS								 	
	3.1	Introdu	uction								 	
	3.2	Addres	ssing Mo	des							 	3-1
		3.2.1	Direct A	ddressing M	/lode						 	3-1
		3.2.2	Indirect	Addressing	Mode						 	3-1
		3.2.3	Immedia	te Addressi	ng Mode						 	3-2
	3.3	Instruc	ction Add	ressing Form	mat						 	3-2
				ddressing F								
				Addressing								
				te Addressi								
				s of Instruc								
	3.4		•									
	0	3.4.1		and Abbre								
				on Set Sum								
		3.4.3	mstructi	on Descripti	ions						 	3-0
4.	MET	HODOL	OGY FOR	R APPLICAT	ION DEVE	OPME	NT					4-1
••	4.1			elopment Pro								
	4.2			Developmen								
	4.2)10 Evaluati								
				O Macro As								
				e Libraries .								
				O Simulator								
				D Emulator .								
	4.3			elopment P								
			-	Specificatio								
			•	Design								
		4.3.3	Code De	velopment .								
			4.3.3.1	Discrete-Ti	ime Filter	Flowcha	irt				 	
			4.3.3.2	FORTRAN	Program.						 	4-5
			4.3.3.3	Assembly	Language	Progran	n Using I	Relocata	ble Cod	le	 	4-6
				4.3.3.3.1	Assembl	er Outpu	ut				 	4-9
				4.3.3.3.2								
			4.3.3.4	Assembly	_	_						
5.				RCE MANA								
	5.1			perations								
		5.1.1		pulation								
				ift								
		5.1.3	Fixed-Po	int Arithme	tic						 	
			5.1.3.1	Multiplicati	ion						 	5-3
			5.1.3.2	Addition							 	5-5
			5.1.3.3	Division							 	5-5
		5.1.4	Subrouti	nes							 	5-11
		5.1.5	Compute	ed GO TOs					,		 	5-12
	5.2	Addres	ssing and	Loop Conti	rol with A	uxiliary	Registers	3			 	5-13
			•	Register In		•	•					
			,	unter		_						
				ition of Ope								
	5.3			nd Convolut								
	0.0	•		Multiplication								
			•	Data								
				Register								
		0.0.0									 	

	5.4	Memory Considerations of Harvard Architecture	-16
		5.4.1 Moving Constants into Data Memory	-16
		5.4.2 Data Memory Expansion	-17
		5.4.3 Program Memory Expansion	-17
6.	INPLI	T/OUTPUT DESIGN TECHNIQUES	6-1
Ο.	6.1	,, • • · · · · · · · · · · · · · · · · ·	6-1
	0.1	10.00.00.00.00.00.00.00.00.00.00.00.00.0	6-1
		or in the greatest and the second sec	6-2
			6-2
	6.2		6-3
	0.2		6-3
			6-4
7	N4 A C	PRO LANGUA CE EVTENCIONO	7-1
7.		=	7-1 7-1
	7.1		
	7.2	11.00.00	7-2
	7.3		7-6
			7-7
			7-22
			7-52
		7.5.1	7-64
		7.5.5 =59.54	7-73
		7.0.0 Zatonaou (2 odoro 11 oraș miles de mentre de la constitución de	7-97
		7.3.7 Load Array Instructions	
		7.3.8 Special Arithmetic Instructions	
	7.4	Structured Programming Macros	
	7.5	Utility Subroutines	151
8.	DIGI		8-1
	8.1		8-1
		• · · · · • • · · · · · · · · · · · · ·	8-2
		errie eempre ====================================	8-5
	8.2	Basic Theory of Discrete Signals and Systems	8-6
		8.2.1 Linear Systems	8-6
		8.2.2 Fourier Transform Representations	8-7
	8.3	Design and Implementation of Digital Filters	8-9
		8.3.1 Digital Filter Structures	8-9
		0.0.1	3-12
	8.4		3-17
	8.5	Spectrum Analysis	3-18
		0.0 2.00.000	3-18
		8.5.2 Fast Fourier Transform (FFT) 8	3-19
		0.0.0	3-19
		8.5.4 Autoregressive Model 8	3-21
	8.6	Potential DSP Applications for the TMS32010 8	3-23
		8.6.1 Speech and Audio Processing	3-23
		0,012 001111101110111	3-24
	8.7	References	3-26

LIST OF APPENDICIES

APPE	NDIX	PAGE
Α 1	ΓMS32010 Development Support and Part Order Information	. A-1
	LIST OF ILLUSTRATIONS	
FIGUE		PAGE
ridui		FAGL
2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15 2-16	Block Diagram of the TMS320M10 Harvard Architecture Indirect Addressing Autoincrement/Decrement TMS320 Family Memory Map External Program Memory Expansion Example TMS32010 Status Register Status Word Stored by SST Instruction External Device Interface Input/Output Instruction Timing Table Read and Table Write Instruction Timing Internal Interrupt Circuitry Interrupt Timing Reset Timing Internal Clock External Frequency Source TMS32010 Pin Assignments	2-3 2-9 2-12 2-13 2-14 2-15 2-16 2-16 2-17 2-18 2-19 2-20 2-20
4-1	Flowchart of Typical Application Development	4-1
5-1 5-2 5-3	Division Routine I Flowchart	5-9 5-18
6-1 6-2 6-3	Communication Between Processors	6-2
8-1 8-2 8-3 8-4 8-5 8-6 8-7 8-8 8-9 8-10 8-11 8-12	Block Diagram of Digital Signal Processing Analog-to-Digital Conversion Process Two Cosine Waves Sampled with Period T Frequency Components of Three Cosine Waves D-to-A Conversion Using a Zero-Order Hold An Eight-Level (Three-Bit) Quantizer Quantization as Additive Noise Fourier Transform Sampling Direct Forms I and II Cascade Structure for N = 4 Fourth-Order Elliptic Digital Filter Frequency Response of FIR Lowpass Filter	8-2 8-3 8-4 8-5 8-6 8-8 8-11 8-14
8-13	Impulse Response of Equiripple Lowpass Filter	

8-14 8-15 8-16 8-17 8-18	Estimation of Fourier Transform of an Analog Signal	8-20 8-21 8-22
	LIST OF TABLES	
TAB	SLE	PAGE
1-1	TMS32010 Hardware Terminology	1-5
2-2 2-3	Accumulator Results	2-5 2-11
3-1 3-2	Instruction Symbols	3-4 3-5
4-1	Filter Specifications	4-4
	Macro Index	



FOREWORD

Digital Signal Processing (DSP) is concerned with the representation of signals (and the information that they contain) by sequences of numbers, and the transformation or processing of such signal representations by numerical computation procedures.

Since the late 1950's, scientists and engineers in research labs have been touting the virtues of digital signal processing, but practical considerations have prevented widespread application. Now, with the availability of integrated circuits, such as Texas Instruments TMS320, digital signal processing is leaving the laboratory and entering the world of application. The reasons for this are numerous and compelling. Perhaps the most important reason is that extremely sophisticated signal processing functions can be implemented using digital techniques. Indeed, many of the important DSP techniques are difficult or impossible to implement using analog (continuous-time) methods. It is almost equally important that VLSI technology is best suited to the implementation of digital systems, which are inherently more reliable, more compact, and less sensitive to environmental conditions and component aging than analog systems. Another advantage of the discrete-time approach is the possibility of time sharing a single processing unit among a number of different signal processing functions. This is particularly efficient and cost effective in large systems having many input and output channels. Indeed, until recently, digital processing was only cost effective where it could be applied in large systems. Now, however, with VLSI techniques, low-cost processors such as the TMS32010 are available and a wealth of opportunities exist for the application of DSP techniques.

The potential applications will be found in any area where signals arise as representations of information. In many cases, the signals represent information about the state of some physical system (including human beings). Often, the objective in processing the signal is to prepare the signal for digital transmission to a remote location or for digital storage of the information for later reference. On the other hand, the signal may be processed to remove distortions introduced by transducers, the signal generation environment, or by a transmission system. Still another important class of applications arises when information is automatically extracted from the signal so as to control another system or to infer something about the properties of the system which generated the signal. Some of the more important areas where the above types of processing are of interest include speech communication, geophysical exploration, instrumentation for chemical analysis, image processing for television, audio recording and reproduction, biomedical instrumentation, acoustical noise measurements, sonar, radar, automatic testing of systems, and consumer electronics.

In areas such as speech communication research and geophysical exploration, digital signal processing techniques already have been widely applied using general-purpose digital computers. In other areas, economic factors or processing speed have had limited applications up to recent times. Now, however, these limitations are subsiding rapidly and digital signal processing will soon be widely used in all the above mentioned areas and many more.

Ronald W. Schafer Russell M. Mersereau Thomas P. Barnwell, III

Atlanta Signal Processors, Inc.

and

Georgia Institute of Technology School of Electrical Engineering

X

INTRODUCTION

1. INTRODUCTION

1.1 GENERAL DESCRIPTION

The TMS32010 is the first member of the new TMS320 digital signal processing family, designed to support a wide range of high-speed or numeric-intensive applications. This 16/32-bit single-chip microcomputer combines the flexibility of a high-speed controller with the numerical capability of an array processor, thereby offering an inexpensive alternative to multichip bit-slice processors.

The TMS320 family contains the first MOS microcomputers capable of executing five million instructions per second. This high throughput is the result of the comprehensive, efficient, and easily programmed instruction set and of the highly pipelined architecture. Special instructions have been incorporated to speed the execution of digital signal processing (DSP) algorithms.

Development support is available for a variety of host computers. This includes a macro assembler, linker, simulator, emulator, and evaluation module.

1.2 TYPICAL APPLICATIONS

The TMS320 family's unique versatility and power give the design engineer a new approach to a variety of complicated applications. In addition, these digital signal processors are capable of providing the multiple functions often required for a single application. For example, the TMS320 family can enable an industrial robot to synthesize and recognize speech, sense objects with radar or optical intelligence, and perform mechanical operations through digital servo loop computations.

Some typical applications of the TMS320 family are listed below.

SIGNAL	PROCESSING
--------	------------

- Digital filtering
- Correlation
- Hilbert transforms
- Windowing
- Fast Fourier transforms
- Adaptive filtering
- Waveform generation
- Speech processing
- Radar and sonar processing
- Electronic counter measures
- Seismic processing

TELECOMMUNICATIONS

- Adaptive equalizers
- μ/A law conversion
- Time generators
- High-speed modems
- Multiple-bit-rate modems
- Amplitude, frequency, and phase modulation/demodulation
- Data encryption
- Data scrambling
- Digital filtering
- Data compression
- Spread-spectrum communications

IMAGE PROCESSING

- Pattern recognition
- Image enhancement
- Image compression
- Homomorphic processing
- Radar and sonar processing

HIGH-SPEED CONTROL

- Servo links
- Position and rate control
- Motor control
- Missile guidance
- Remote feedback control
- Robotics

INSTRUMENTATION

- Spectrum analysis
- Digital filtering
- Phase-locked loops
- Averaging
- Arbitrary waveform generation
- Transient analysis

NUMERIC PROCESSING

- Fast multiply/divide
- Double-precision operations
- Fast scaling
- Non-linear function computation (i.e., sin x, e^x)

SPEECH PROCESSING

- Speech analysis
- Speech synthesis
- Speech recognition
- Voice store and forward
- Vocoders
- Speaker authentification

1.3 KEY FEATURES

With an excellent combination of features, the TMS320 family of high-performance digital signal processors is a cost-effective alternative to custom VLSI devices and bit-slice systems.

- 200-ns instruction cycle
- 288-byte on-chip data RAM
- ROMless version TMS32010
- 3K-byte on-chip program ROM TMS320M10
- External program memory expansion to a total of 8K bytes at full speed
- 16-bit instruction/data word
- 32-bit ALU/accumulator
- 16 x 16-bit multiply in 200 ns
- 0 to 15-bit barrel shifter
- Eight input and eight output channels
- 16-bit bidirectional data bus with 40-megabits-per-second transfer rate
- Interrupt with full context save
- Signed two's complement fixed-point arithmetic
- 2.7-micron NMOS technology
- Single 5-V supply
- 40-pin DIP

The TMS320M10 and the TMS32010 are exactly the same with one exception: the TMS320M10 contains an on-chip masked ROM while the TMS32010 utilizes off-chip program memory.

NOTE

Throughout this document, TMS32010 will refer to both the TMS32010 and the TMS320M10 except where otherwise indicated.

1.4 HOW TO USE THE TMS32010 MANUAL

It is the intent in the design of this user's guide that it be an effective reference book that provides information for both the hardware and the software engineer about the TMS32010 digital signal processor, its architecture, instruction set, electrical specifications, interface methods, and applications.

In the architecture section (Section 2), the design of the device and its hardware features are described. The instruction section (Section 3) explains individual instructions in detail. The following format is used for the instruction descriptions in Section 3.4.3 to provide ease of reading and application.

	1							1	٨
ı	m	n	Δ	m		n	•		۱
1			C		U		•	U	,

(title of instruction)

(mnemonic)

Addressing	:																
Operands:																	
Operation:																	
Encoding:		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Description	:	L															
Words: Cycles:																	
Example:																	
	BEF(ORE	INST	RUC	OITS	0		3	A1	FTE	RII	NST	RU	CTI	ON	0	
																,]

Section 4 on methodology for application development describes the tools, such as an emulator or evaluation module, that are available for developing an individual system and gives an example of TMS32010 software development. In the processor resource management section (Section 5), the engineer finds a description of the common algorithms or practices to be used for any application. He becomes familiar with interface techniques in the input/output design techniques section (Section 6).

The set of macros in the macro language extensions section (Section 7) aids the engineer in programming and in providing templates for further software development. Another special format is used for the macro descriptions in Section 7.2. Each macro instruction is named, followed by a summary table. A flowchart serves to clarify the macro source which is given. Examples of macro use are also presented. This macro description format is as follows:

mnemo	onic)	Macro Instruction	1	(mnemonic
TITLE:	(macro)			
NAME:	(mnemonic)			
OBJECTIVE:				
ALGORITHM:				
CALLING SEQUENCE:				
ENTRY CONDITIONS:				
EXIT CONDITIONS:				
PROGRAM MEMORY REQUIRED:	(# words)	DATA MEMORY REQUIRED:	(# words)	
STACK REQUIRED:	(# levels)	EXECUTION TIME:	(# cycles)	
FLOWCHART:				
SOURCE:				
EXAMPLE 1:				
EXAMPLE 2:				

(mnemonic)

Section 8 on digital signal processing contains an overview of signal processing theory, algorithms, and potential applications. The TMS32010 data sheet appears as Appendix A and the SMJ32010 data sheet as Appendix B. Data descriptions of the evaluation module, macro assembler/linker, simulator, and emulator are presented in Appendix C.

1.4.1 Glossary of Basic TMS32010 Hardware Terms

(mnemonic)

Table 1-1 lists in alphabetical order the TMS32010 basic hardware units, the symbol for the unit (if any), and the function of that particular unit.

TABLE 1-1 — TMS32010 HARDWARE TERMINOLOGY

UNIT	SYMBOL	FUNCTION
Accumulator	ACC	32-bit accumulator
Arithmetic Logic Unit	ALU	Two-port 32-bit arithmetic logic unit
Auxiliary Registers	AR0, AR1	Two 16-bit registers for indirect addressing of data memory and loop counting control. Nine LSBs of each register are configured as bidirectional counters
Auxiliary Register Pointer	ARP	Single-bit register containing address of current auxiliary register
Data Bus	D Bus	16-bit bus routing data from random access memory
Data Memory Page Pointer	DP	Single-bit register containing page address of data RAM (1 page = 128 words)
Data RAM	_	144 X 16-bit word random access memory containing data
Interrupt Flag Register	INTF	Single-bit flag register that indicates an interrupt request has occurred (is pending)
Interrupt Mode Register	INTM	Single-bit mode register that masks the interrupt flag
Multiplier	_ '	16 X 16-bit parallel hardware multiplier
Overflow Flag Register	ov	Single-bit flag register that indicates an overflow in arithmetic operations
Overflow Mode Register	OVM	Single-bit mode register that defines a saturated or unsaturated mode in arithmetic operations
P Register	Р	32-bit register containing product of multiply operations
Program Bus	P Bus	16-bit bus routing instructions from program memory
Program Counter	PC	12-bit register containing address of program memory
Program ROM	_	1536 X 16-bit word read only memory containing program code
Shifter	_	Two shifters: one is a variable 0-15-bit left-shift barrel shifter that moves data from the RAM into the ALU. The other shifter acts on the accumulator when it is being stored in data RAM; it can left-shift by 0, 1, or 4 bits.
Stack	_	4 X 12-bit registers for saving program counter contents in subroutine and interrupt calls
T Register	Т	16-bit register containing multiplicand during multiply operations

1.4.2 References

The following list of references, including textbooks, contains useful information regarding functions, operations, and applications of digital processing. These books, in turn, list other references to many useful technical papers.

Andrews, H.C., Hunt, B.R., DIGITAL IMAGE RESTORATION. Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1977.

Brigham, E. Oran, THE FAST FOURIER TRANSFORM. Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1974.

Hamming, R.W., DIGITAL FILTERS. Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1977.

Morris, L. Robert, DIGITAL SIGNAL PROCESSING SOFTWARE. Ottawa, Canada: Carleton University, 1983.

Oppenheim, Alan V. (Editor), APPLICATIONS OF DIGITAL SIGNAL PROCESSING. Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1978.

Oppenheim, Alan V., Shafer, R.W., DIGITAL SIGNAL PROCESSING. Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1975.

Rabiner, Lawrence R., Gold, Bernard, THEORY AND APPLICATION OF DIGITAL SIGNAL PROCESSING. Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1975.

Rabiner, Lawrence R., Schafer, R.W., DIGITAL PROCESSING OF SPEECH SIGNALS. Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1978.

ARCHITECTURE

2. ARCHITECTURE

The TMS320 family utilizes a modified Harvard architecture for speed and flexibility (see Figure 2-1). In a strict Harvard architecture, program and data memory lie in two separate spaces, permitting a full overlap of the instruction fetch and execution. The TMS320 family's modification of the Harvard architecture allows transfers between program and data spaces, thereby increasing the flexibility of the device. This modification permits coefficients stored in program memory to be read into the RAM, eliminating the need for a separate coefficient ROM. It also makes available immediate instructions and subroutines based on computed values.

The TMS32010 utilizes hardware to implement functions that other processors typically perform in software. For example, the TMS32010 contains a hardware multiplier to perform a multiplication in a single 200-ns cycle. There is also a hardware barrel shifter for shifting data on its way into the ALU. Finally, extra hardware has been included so that the auxiliary registers, which provide indirect data RAM addresses, can be configured in an autoincrement/decrement mode for single-cycle manipulation of data tables. This hardware-intensive approach gives the design engineer the type of power previously unavailable on a single chip.

2.1 ARCHITECTURAL OVERVIEW

Among the elements the TMS32010 microcomputers combine onto a single chip are a volatile 144 X 16-word read/write data memory, a non-volatile 1536 X 16-word program memory (TMS320M10 only), a double-precision 32-bit ALU/ accumulator, a fast 200-ns multiplier, a barrel shifter for shifting data memory words into the ALU, a shifter that shifts the accumulator into the data RAM, a 16-bit data bus which can fetch instruction words from off-chip at full speed, a 4 X 12-bit stack that allows context switching, autoincrementing/decrementing registers used for indirect data addressing and loop counting, a single-vectored interrupt, and an on-chip oscillator. This section provides a description of these elements.

The generic term 'TMS32010' is used to refer collectively to the TMS32010 and TMS320M10.




FIGURE 2-1 — BLOCK DIAGRAM OF THE TMS320M10

2.1.1 Harvard Architecture

The TMS32010 utilizes a modified Harvard architecture in which program memory and data memory lie in two separate spaces. This permits a full overlap of instruction fetch and execution.

Program memory can lie both on-chip (in the form of the 1536 X 16-word ROM) and off-chip. The maximum amount of program memory that can be directly addressed is 4K X 16-bit words.

Instructions in off-chip program memory are executed at full speed. Fast memories with access times of under 100 ns are required.

Data memory is the 144 X 16-bit on-chip data RAM. Instruction operands are fetched from this RAM; no instruction operands can be directly fetched from off-chip. However, data can be read into the data RAM from a peripheral by using the IN instruction or read from program memory by using the TBLR (table read) instruction. The OUT instruction will write a word from the data RAM to a peripheral, while a TBLW instruction will write a data RAM word to program memory (presumably, off-chip).

Figure 2-2 outlines the overlap of the instruction prefetch and execution. On the falling edge of CLKOUT, the program counter (PC) is loaded with the instruction (load PC2) to be prefetched while the current instruction (execute 1) is decoded and is started to be executed. The next instruction is then fetched (fetch 2) while the current instruction continues to execute (execute 1). Even as another prefetch occurs (fetch 3), both the current instruction (execute 2) and the previous instruction are both still executing. This is possible because of a highly pipelined internal operation.




FIGURE 2-2 - HARVARD ARCHITECTURE

2.2 ARITHMETIC ELEMENTS

There are four basic arithmetic elements: the ALU, the accumulator, the multiplier, and the shifters. All arithmetic operations are performed using two's complement arithmetic (see Section 5.1.3).

Most arithmetic instructions will access a word in the data RAM, either directly or indirectly, and pass it through the barrel shifter. This shifter can left-shift a word 0 to 15 bits, depending on the value specified by the instruction. The data word then enters the ALU where it is loaded into or added/subtracted from the accumulator. After a result is obtained in the accumulator, it can be stored in the data RAM. Since the accumulator is 32 bits, both halves must be stored separately. A parallel left-shifter is present at the accumulator output to aid in scaling results as they are being moved to the data RAM.

2.2.1 ALU

The ALU is a general-purpose arithmetic logic unit that operates with a 32-bit data word. The unit will add, subtract, and perform logical operations. The accumulator is always the destination and the primary operand. The result of a logical operation is shown in Table 2-1. A data memory value is the operand for the lower half of the accumulator (bits 15 through 0). Zero is the operand for the upper half of the accumulator.

TABLE 2-1 — ACCUMULATOR RESULTS

FUNCTION	ACCUMULATOR RESULT								
FUNCTION	ACC BITS 31 THROUGH 16	ACC BITS 15 THROUGH 0							
XOR	(zero) (+) (ACC bits 31-16)	(data memory) (+) (ACC bits 15-0)							
AND	(zero) . (ACC bits 31-16)	(data memory value) . (ACC bits 15-0)							
OR	(zero) + (ACC bits 31-16)	(data memory value) + (ACC bits 15-0)							

2.2.1.1 Overflow Mode (OVM)

The OVM register is directly under program control, i.e., it is set by the SOVM instruction and reset by the ROVM instruction. If an overflow occurs when set, the most positive or the most negative representable value of the ALU will be loaded into the accumulator. Whether it is the most positive or the most negative value is determined by the overflow sign. If an overflow occurs when reset, the accumulator is unmodified. (See the SOVM instruction in Section 3.4.3 for further information and an example.)

In signal processing, arithmetic overflows can create special problems. Since overflows can cause swings between very large and very small numbers, they will often result in erratic system behavior. The TMS32010 has been designed with a special overflow mode to compensate for this behavior. When the overflow mode register (OVM) is set by the SOVM instruction (i.e., $1 \rightarrow \text{OVM}$), an overflow will cause the largest/smallest representable value of the ALU to be loaded into the accumulator. This models the saturation processes inherent in analog systems. When the overflow mode register (OVM) is reset by the ROVM instructions (i.e., $0 \rightarrow \text{OVM}$), overflow results are loaded into the accumulator without modification.

The OVM register can be stored in data memory as a single-bit register that is part of the status register (see Section 2.7). It should not be confused with the overflow flag (OV), explained in Section 2.2.2.1.

2.2.2 Accumulator

The accumulator stores the output from the ALU and is also often an input to the ALU. It operates with a 32-bit word length. The accumulator is divided into a high-order word (bits 31 through 16) and a low-order word (bits 15 through 0). Instructions are provided for storing the high and low-order accumulator words in data memory (SACH and SACL).

2.2.2.1 Accumulator Status

Accumulator overflow status can be read from the accumulator overflow flag register (OV). This register will be set if an overflow occurs in the accumulator. Since the OV register is part of the status register (see Section 2.7), OV status can be stored in data memory. Once the overflow flag register is set, only the execution of the branch on overflow (BV) instruction or direct modification of the status register can clear it. This feature permits the examination of overflow results outside of time-critical loops.

A variety of other accumulator conditions can be tested by the branch instructions given in Table 2-2. These instructions will cause a branch to be executed if the condition is met.

TABLE 2-2 — ACCUMULATOR TEST CONDITIONS

INSTRUCTION	ACCUMULATOR CONDITION TESTED
BLZ	< 0
BLEZ	< 0
BGZ	> 0
BGEZ	≥ 0
BNZ	<> 0
BZ	= 0

2.2.3 Multiplier

The 16 X 16-bit parallel multiplier consists of three units: the T register, the P register, and the multiplier array. The T register is a 16-bit register that stores the multiplicand, while the P register is a 32-bit register that stores the product.

In order to use the multiplier, the multiplicand must first be loaded into the T register from the data RAM by using either of the following instructions: LT, LTA, or LTD. Then the MPY (multiply) or the MPYK (multiply immediate) instruction is executed. If the multiply instruction is used, the multiplier value is a 16-bit number from the data RAM. If the MPYK instruction is used, the multiplier value is a 13-bit immediate constant derived from the MPYK instruction word; this 13-bit constant is right justified and sign extended. After execution of the MPY or MPYK instruction, the product will be found in the P register. The product can then be loaded into, added to, or subtracted from the accumulator by executing one of the following instructions: PAC, APAC, SPAC, LTA, or LTD.

Pipelined multiply and accumulate operations at 400-ns rates can be accomplished with the LTA/LTD and MPY/MPYK instructions (see Section 3.4.3 for greater detail).

There is no convenient way to restore the contents of the P register without altering other registers. For this reason, special hardware has been incorporated in the TMS32010 to inhibit an interrupt from occurring until the instruction following the MPY or MPYK instruction has been executed. Thus, the MPY or MPYK instruction should always be followed by instructions that combine the P register with the accumulator: PAC, APAC, SPAC, LTA, or LTD. This is almost always done as a logical consequence of the TMS32010 instruction set.

2.2.4 Shifters

There are two shifters available for manipulating data: a barrel shifter for shifting data from the data RAM into the ALU and a parallel shifter for shifting the accumulator into the data RAM.

2.2.4.1 Barrel Shifter

The barrel shifter performs a left-shift of 0 to 15 places on all data memory words that are to be loaded into, subtracted from, or added to the accumulator by the LAC, ADD, and SUB instructions.

The barrel shifter zero-fills the low-order bits and sign-extends the 16-bit data memory word to 32 bits by what is called an arithmetic left-shift. An arithmetic left-shift means that the bits to the left of the MSB of the data word are filled with ones if the MSB is a one or with zeros if the MSB is a zero. This is different from a logical left-shift where the bits to the left of the MSB are always filled with zeros. A small amount of code is required to perform an arithmetic right-shift or a logical right-shift (see Section 5.1.1.2).

The following examples illustrate the barrel shifter's function:

EXAMPLE 1:

Data memory location 20 holds the two's complement number: > 7EBC

The load accumulator (LAC) instruction is executed, specifying a left-shift of 4:

The accumulator would then hold the following 32-bit signed two's complement number:

Since the MSB of > 7EBC is a zero, no sign extension took place.

EXAMPLE 2:

Data memory location 30 holds the two's complement number: > 8EBC

The LAC instruction is executed, specifying a left-shift of 8:

The accumulator would then hold the following 32-bit signed two's complement number:

31			16	15				0
F	F	8	E	В	С	0	0	

Since the MSB of > 8EBC is a one, sign extension took place.


There are also instructions that perform operations with the lower half of the accumulator and a data word without first sign-extending the data word (i.e., treating it as a 16-bit rather than a 32-bit word). The mnemonics of these instructions typically end with an "S," indicating that sign-extension is suppressed (e.g., ADDS, SUBS). Along with the instructions that operate on the upper half of the accumulator, these instructions allow the manipulation of 32-bit precision numbers.

2.2.4.2 Parallel Shifter

The parallel shifter is activated only by the store high-order accumulator word (SACH) instruction. This shifter left-shifts the entire 32-bit accumulator word into the data RAM, resulting in a loss of the accumulator's high-order bits. This shifter can execute a shift of only 0, 1, or 4. No right-shift is directly implemented. The following example illustrates the accumulator shifter's function:

EXAMPLE:

The accumulator holds the 32-bit two's complement number:



The SACH instruction is executed, specifying that a left-shift of four be performed on the high-order accumulator word before it is stored in data memory location 40:

Data memory location 40 then contains the following number: > 34B7. The accumulator still retains > A34B78CD.

2.3 DATA MEMORY

Data memory consists of the 144 words of 16-bit width of RAM present on-chip. All non-immediate data operands reside within this RAM.

Sometimes it is convenient to store data operands off-chip and then read them into the on-chip RAM as they are needed. Two means are available for doing this. First, there are the table read (TBLR) and the table write (TBLW) instructions. The table read (TBLR) instruction can transfer values from program memory, either on-chip ROM or off-chip PROM/RAM, to the on-chip data RAM. The table write (TBLW) instruction transfers values from the data RAM to program memory, presumably in the form of off-chip RAM. These instructions take three cycles to execute. The IN and OUT instructions provide another method. The IN instruction reads data from a peripheral and transfers it to the data RAM. With some extra hardware, the IN instruction, together with the OUT instruction, can be used to read and write from the data RAM to large amounts of external storage addressed as a peripheral (see Section 3.4.3). This method is faster since IN and OUT take only two cycles to execute.

2.3.1 Data Memory Addressing

There are two forms of data memory addressing: indirect and direct.

2.3.1.1 Indirect Addressing

Indirect addressing uses the lower eight bits of the auxiliary registers as the data memory address (see Section 2.4.1). This is sufficient to address all 144 data words; no paging is necessary with indirect addressing. The current auxiliary register is selected by the auxiliary register pointer (ARP). In addition, the auxiliary registers can be made to autoincrement/decrement during any given indirect instruction. The increment/decrement occurs AFTER the current instruction is finished executing.

Some examples of indirect addressing are given below. AR0 and AR1 are predefined assembler constants with values of 0 and 1, respectively.

Each of the following examples should be viewed as a complete program sequence, rather than separate isolated statements.

EXAMPLE 1:

LARP	AR0	Load ARP with a zero. This sets AR0 as the current auxiliary register.
LARK	AR0,5	Load AR0 with a 5.
ADD	*	Add contents of data memory location 5 to accumulator.
ADD	* +	Add contents of data memory location 5 to accumulator and increment AR0. AR0 now equals 6.
ADD	* _	Add contents of data memory location 6 to accumulator and decrement AR0. AR0 now equals 5.
ADD	*	Add contents of data memory location 5 to accumulator.

EXAMPLE 2:

LARK	AR0,10	Load AR0 with the value 10.
LARK	AR1,20	Load AR1 with the value 20.
LARP	1	Set ARP to one. This selects AR1 as the current auxiliary register.
ADD	*,AR0	Add contents of data memory location 20 to accumulator, then load ARP with 0, selecting AR0 as the current auxiliary register.
ADD	* + ,AR1	Add contents of data memory location 10 to accumulator, then increment AR0 to have value 11, and load ARP with 1, selecting AR1 as the current auxiliary register.

2.3.1.2 Direct Addressing

In direct addressing, seven bits of the instruction word are concatenated with the data page pointer (DP) to form the data memory address. Thus, direct addressing uses the following paging scheme:

DP	MEMORY LOCATIONS		
0	0 - 127		
1	128 - 144		

Usually the second page of data memory contains infrequently accessed system variables, such as those used by the interrupt routine.

DP is part of the status register and thus can be stored in data memory (see Section 2.7).

2.4 REGISTERS

2.4.1 Auxiliary Registers

There are two 16-bit hardware registers, the auxiliary registers, that are not part of the 144 X 16-bit data RAM. These auxiliary registers can be used for three functions: temporary storage, indirect addressing of data memory, and loop control.

Indirect addressing utilizes the least significant eight bits of an auxiliary register as the data memory address (see Section 2.3.1.1).

The branch on auxiliary register not zero (BANZ) instruction permits these registers to also be used as loop counters. BANZ checks if an auxiliary register is zero. If not, it decrements and branches. Thus, loops can be implemented as follows:

	LARP LARK	AR0 AR0,5	Load ARP with 0, selecting AR0 as the current auxiliary register. Load AR0 with 5.
LOOP	ADD BANZ	* ! OOP	Indirectly add data memory to accumulator.

The above program segment adds data memory locations 5 through 0 to the accumulator.

When the auxiliary registers are autoincremented/decremented by an indirect addressing instruction or by BANZ, the lowest nine bits are affected, one more than the lowest eight bits used for indirect addressing (see Figure 2-3A). This counter portion of an auxiliary register is a circular counter, as shown in Figures 2-3B and 2-3C.




FIGURE 2-3A - AUXILIARY REGISTER COUNTER




FIGURE 2-3B - AUTOINCREMENT




FIGURE 2-3C - AUTODECREMENT

FIGURE 2-3 - INDIRECT ADDRESSING AUTOINCREMENT/DECREMENT

The upper seven bits of an auxiliary register (i.e., bits 9 through 15) are unaffected by any autoincrement/decrement operation. This includes autoincrement of 111111111 (the lowest nine bits go to 0) and autodecrement of 000000000 (the lowest nine bits go to 111111111); in each case, bits 9 through 15 are unaffected.

The auxiliary registers can be saved in and loaded from the data RAM with the SAR (store auxiliary register) and LAR (load auxiliary register) instructions. This is useful for performing context saves. SAR and LAR transfer entire 16-bit values to and from the auxiliary registers even though indirect addressing and loop counting utilize only a portion of the auxiliary register.

2.4.2 Auxiliary Register Pointer

The auxiliary register pointer is a single bit which is part of the status register. It indicates which auxiliary register is current as follows:

<u>ARP</u>	CURRENT AUXILIARY REGISTER
0	AR0
1	AR1

As part of the status register, the ARP can be stored in memory.

2.5 PROGRAM MEMORY

Program memory consists of up to 4K words of 16-bit width. The TMS320M10 has 1536 words of on-chip ROM, while the TMS32010 is ROMless. Program memory mode of operation is controlled by the MC/\overline{MP} pin.

2.5.1 Modes of Operation

There are two modes of operation defined by the state of the MC/\overline{MP} pin: the microcomputer mode and the microprocessor mode. A one (high) level on this pin places the device in the microcomputer mode, and a zero (low) level places a device in the microprocessor mode.

Table 2-3 illustrates the program memory capability of the TMS32010 microcomputers for each of the two modes of operation enabled by the MC/\overline{MP} pin. Figure 2-4 shows the memory map for each setting of the MC/\overline{MP} pin.

2.5.1.1 *Microcomputer Mode (TMS320M10)*

The microcomputer mode is defined by a one level on the MC/\overline{MP} pin. Even though the TMS320M10 has a 1536 X 16-bit on-chip ROM, only locations 0 through 1523 are available for the user's program. Locations 1524-1535 are reserved by Texas Instruments for testing purposes. The device architecture allows for an additional 2560 words of program memory to reside off-chip.

2.5.1.2 Microprocessor Mode (TMS320M10 and TMS32010)

The microprocessor mode is defined by a zero level on the MC/\overline{MP} pin. All 4K words of memory are external in this mode.

TABLE 2-3 - PROGRAM MEMORY FOR THE TMS320 FAMILY

MODEL	PROGRAM MEMORY OPTIONS	MICROCOMPUTER MODE MEMORY	MICROPROCESSOR MODE MEMORY	
		$MC/\overline{MP} = 1$	$MC/\overline{MP} = 0$	
TMS320M10	Microcomputer and microprocessor modes	1536 words on-chip ROM and 2560 words of external memory	4096 words of external memory	
TMS32010	Microprocessor mode only	Not available	4096 words of external memory	

Location 0 and 1 of program memory contain the reset vector. After reset, the TMS32010 microcomputers will begin execution at location 0. Usually a branch instruction to the reset routine is contained in locations 0 and 1.

Location 2 and 3 of program memory contain the interrupt vector. Upon interrupt, the TMS32010 microcomputers will begin execution at location 2.




FIGURE 2-4 - TMS320 FAMILY MEMORY MAP

2.5.2 Using External Program Memory

Twelve output pins are available for addressing external memory. These pins are coded A11 (MSB) through A0 (LSB) and contain the buffered outputs of the program counter or the I/O port address. When an instruction is fetched from off-chip, the $\overline{\text{MEN}}$ (memory enable) strobe will be generated to enable the external memory. The instruction word is then transferred to the TMS32010 by means of the data bus. (See Section 2.8.)

When in the microcomputer mode, the TMS320M10 will internally select address locations 1535 and below from the on-chip program memory. The $\overline{\text{MEN}}$ strobe will still become active in this mode, and the address lines A11 through A0 will still output the current value of the program counter although the instruction word will be read from internal program memory.

Figure 2-5 gives an example of external program memory expansion. Even when executing from external memory, the TMS32010 performs at its full 200-ns instruction cycle. Fast memories under 100-ns access time must be used.

MEN is never active at the same time as the WE or DEN signals. In effect, MEN will go low every clock cycle except when an I/O function is being performed by the IN, OUT, or TBLW instructions.

In these multicycle instructions, MEN goes low during the clock cycles in which WE or DEN do not go low.




FIGURE 2-5 - EXTERNAL PROGRAM MEMORY EXPANSION EXAMPLE

2.6 PROGRAM COUNTER AND STACK

The program counter (PC) and stack enable the user to perform branches, subroutine calls, and interrupts, and to execute the table read (TBLR) and table write (TBLW) instructions (see Section 3.4.3).

2.6.1 Program Counter

The program counter (PC) is a 12-bit register that contains the program memory address of the next instruction to be executed. The device reads the instruction from the program memory location addressed by the PC and increments the PC in preparation for the next instruction prefetch. The PC is initialized to zero by activating the reset (RS) line.

In order to permit the use of external program memory, the PC outputs are buffered to the output pins, A11 through A0. The PC outputs appear on the address bus during all modes of operation. The nine MSBs (A11 through A3) of the PC have unique outputs assigned to them, while the three LSBs are multiplexed with the port address field, PA2 through PA0. The port address field is used by the I/O instructions, IN and OUT.

Program memory is always addressed by the contents of the PC. The contents of the PC can be changed by a branch (B) instruction if the particular branch condition being tested is true. Otherwise, the branch instruction simply increments the PC by one. All branches are absolute, rather than relative, i.e., a 12-bit value derived from the branch instruction word is loaded directly into the PC in order to accomplish the branch.

2.6.2 Stack

The stack is 12 bits wide and four layers deep. The PUSH instruction pushes the twelve LSBs of the accumulator onto the top of stack (TOS). The POP instruction pops the TOS into the twelve LSBs of the accumulator. Following the POP instruction, the TOS can be moved into data memory by storing the low-order accumulator word (SACL instruction). This allows expansion of the stack into the data RAM. From the data RAM, it can easily be copied into program RAM off-chip by using the TBLW instruction. In this way, the stack can be expanded to very large levels.

If the XDS/320 Emulator is used, one level of the stack is reserved by the emulator, reducing the number of available stack levels to three.

2.6.2.1 Stack Overflow

Up to four nested subroutines or interrupts can be accommodated by the device without a stack overflow if the TBLR and TBLW instructions are not executed. Since TBLR and TBLW utilize one level of the stack, only three nested subroutines or interrupts can be accommodated without stack overflow occurring if TBLR or TBLW are executed. If there is a stack overflow, the deepest level of stack will be lost. If the stack is overpopped, the value at the bottom of the stack will become copied into higher levels until it fills the stack.

To handle subroutines and interrupts of much higher nesting levels, part of the data RAM or external RAM can be allocated to stack management. In this case, the top of the stack (TOS) is popped immediately at the start of a subroutine or interrupt routine and stored in RAM. At the end of the subroutine or interrupt routine, the stack value stored in RAM is pushed back onto the TOS before returning to the main routine.

2.7 STATUS REGISTER

The status register, shown in Figure 2-6, consists of five status bits. These status bits can be individually altered through dedicated instructions. In addition, the entire status register can be saved in data memory through the SST instruction. New values can be reloaded into the status register using the LST instruction, with the exception of the INTM bit. The INTM bit cannot be changed through the LST instruction. It can only be changed by the instructions, EINT and DINT.




FIGURE 2-6 - TMS32010 STATUS REGISTER

Data Memory Page Pointer (DP)

 Zero selects first 128 words of data memory, i.e., page zero. One selects last 16 words of data memory, i.e., page one. The DP can also be changed by executing either the LDP or the LDPK instruction.

Auxiliary Register Pointer (ARP)

 Zero selects AR0. One selects AR1. The ARP also can be changed by executing the MAR or LARP instruction, or by instructions that permit the indirect addressing option.

Interrupt Mask Bit (INTM)

Zero means an interrupt is enabled. One means an interrupt is disabled. The EINT instruction loads the INTM bit with a zero; DINT loads the INTM bit with a one. When an interrupt is executed, the INTM register is automatically set to one before the interrupt service routine begins. (See Section 2.10.) Note that the INTM bit can only be altered by executing the EINT and DINT instructions. Unlike the rest of the status bits, the INTM bit cannot be loaded with a new value by the LST instruction.

Overflow Mode Bit (OVM)

Zero means the overflow mode is disabled. One means the flow mode is enabled (see Section 2.2.1.1). The SOVM instruction loads the OVM bit with a one; the ROVM instruction loads the SOVM instruction with a zero.

Accumulator Overflow Flag Register (OV)

 Zero indicates that the accumulator has not overflowed. One indicates that an overflow in the accumulator has occurred. (See Section 2.2.2.1).
 The BV (branch on overflow) instruction will clear this bit and cause a branch if it is set.

2.7.1 Saving Status Register

The contents of the status register can be stored in data memory by executing the SST instruction. If the SST instruction is executed using the direct addressing mode, the device automatically stores this information on page one of data memory at the location specified by the instruction. Thus, an SST instruction using the direct addressing mode can only specify an address less than 15, since the second page of memory contains only 16 words. If the indirect addressing mode is selected, then the contents of the status register may be stored in any RAM location selected by the auxiliary register.

The SST instruction does not modify the contents of the status register. Figure 2-7 shows the position of the status bits as they appear in the appropriate data RAM location after execution of the SST instruction.




FIGURE 2-7 - STATUS WORD STORED BY SST INSTRUCTION

The LST instruction may be executed to load the status register. LST does not assume status bits are on page one, so the DP must be set to one for the LST instruction to access status bits stored on page one. The interrupt mask bit cannot be changed by the LST instruction. However, all other status bits can be changed by this instruction.

The bidirectional external data bus is always in a high-impedance mode, except when $\overline{\text{WE}}$ goes low. $\overline{\text{WE}}$ will go low during the first cycle of the OUT instruction and the second cycle of the TBLW instruction.

2.8 INPUT/OUTPUT FUNCTIONS

2.8.1 IN and OUT

Input and output of data to and from a peripheral is accomplished by the IN and OUT instructions. Data is transferred over the 16-bit data bus to and from the data memory by two independent strobes: data enable ($\overline{\text{DEN}}$) and write enable ($\overline{\text{WE}}$).

As shown in Figure 2-8, 128 I/O bits are available for interfacing to peripheral devices: eight 16-bit multiplexed input ports and eight 16-bit multiplexed output ports.




FIGURE 2-8 — EXTERNAL DEVICE INTERFACE

Execution of an IN instruction generates the $\overline{\text{DEN}}$ strobe for transferring data from a peripheral device to the data RAM (see Figure 2-9A). The IN instruction is the only instruction for which $\overline{\text{DEN}}$ will become active. Execution of an OUT instruction generates the $\overline{\text{WE}}$ strobe for transferring data from the data RAM to a peripheral device (see Figure 2-9B). $\overline{\text{WE}}$ becomes active only during the OUT instruction and the table write (TBLW) instruction.




FIGURE 2-9A - INPUT INSTRUCTION TIMING




FIGURE 2-9B - OUTPUT INSTRUCTION TIMING

FIGURE 2-9 - INPUT/OUTPUT INSTRUCTION TIMING

The three multiplexed LSBs of the address bus, PA2 through PA0, are used as a port address by the IN and OUT instructions. The remaining higher order bits of the address bus, A11 through A3, are held at logic zero during execution of these instructions.

2.8.2 Table Read (TBLR) and Table Write (TBLW)

The TBLR and the TBLW instructions allow words to be transferred between program and data spaces. TBLR is used to read words from on-chip program ROM or off-chip program ROM/RAM into the data RAM. TBLW is used to write words from on-chip data RAM to off-chip program RAM.

Execution of the TBLR instruction generates $\overline{\text{MEN}}$ strobes to read the word from program memory (see Figure 2-10A). Execution of a TBLW instruction generates a $\overline{\text{WE}}$ strobe (see Figure 2-10B). Note that the $\overline{\text{WE}}$ strobe will be generated and the appropriate data transferred even if the TMS320M10 is in the microcomputer mode and a TBLW is performed to a program location less than 1535.

The dummy prefetch is a prefetch of the instruction following the TBLR or TBLW instructions and is discarded. The instruction following TBLR or TBLW is prefetched again at the end of the execution of the TBLR or TBLW instructions.




FIGURE 2-10B - TABLE WRITE INSTRUCTION TIMING
FIGURE 2-10 - TABLE READ AND TABLE WRITE INSTRUCTION TIMING

2.8.3 Address Bus Decoding

Since all three interface strobes, MEN, WE, and DEN, are mutually exclusive, there are some very important considerations for those designs that utilize external program memory. Since the OUT and TBLW instructions use only the WE signal to indicate valid data, these instructions cannot be distinguished from one another on the basis of the interface strobes. Unless the address bus is decoded, execution of TBLW instructions will write data to peripherals and execution of OUT instructions will overwrite program memory locations 0 through 7. See Section 5-4 for an example of this decoding logic.

No matter what decoding logic is used, it will not be possible to use TBLW to write to program memory locations 0 through 7. This is because the address bus will be identical for OUT and TBLW, and there will be no way to distinguish between the two instructions.

2.9 BIO PIN

The BIO pin is an external pin which supports bit test and jump operations. When a low is present on this pin, execution of the BIOZ instruction will cause a branch to occur.

The BIO pin is useful for monitoring peripheral device status. It is especially useful as an alternative to using an interrupt when it is necessary not to disturb time-critical loops.

2.10 INTERRUPTS

The TMS32010's interrupt is generated either by applying a negative-going edge to the $\overline{\text{(INT)}}$ pin or by holding the $\overline{\text{INT}}$ pin low.




FIGURE 2-11 - INTERNAL INTERRUPT CIRCUITRY

The sync FF is a synchronising flip-flop is used to synchronise the external interrupt signal to the TMS32010's internal interrupt circuitry. When interrupts are enabled, and interrupt becomes active either due to a low voltage input on the $\overline{\text{INT}}$ pin or when a negative-edge has been latched into the interrupt flag.

Figure 2-11 also shows that DINT or a hardware reset will set the INTM register, disabling interrupts, while EINT will clear the INTM register. Interrupts will continue to be latched while they are disabled. Note that DINT or EINT do not affect the interrupt flat.

Figure 2-12 shows the instruction sequence that occurs once an interrupt becomes active. The dummy fetch is an instruction that is fetched but not executed. This instruction will be fetched and executed after the interrupt routine is completed.





FIGURE 2-12 - INTERRUPT TIMING

2.11 RESET

The reset function is enabled when an active low is placed on the \overline{RS} pin for a minimum of five clock cycles (see Figure 2-13). The control lines for \overline{DEN} , \overline{WE} , and \overline{MEN} are then forced high, and the data bus (D15 through D0) is tristated. The PC and the address bus (A11 through A0) are then synchronously cleared after the next complete clock cycle from the falling edge of \overline{RS} . The \overline{RS} pin also disables the interrupt, clears the interrupt flag register, and leaves the overflow mode register unchanged. The TMS32010 can be held in the reset state indefinitely.



2.12 CLOCK/OSCILLATOR

The TMS32010 can use either its internal oscillator or an external frequency source for a clock.

Use of the internal oscillator is achieved by connecting a crystal across X1 and X2/CLKIN. The frequency of CLKOUT and the cycle time of the TMS32010 is one-fourth of the crystal fundamental frequency (see Figure 2-14).




FIGURE 2-14 - INTERNAL CLOCK

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. If an external frequency source is used, a pull-up resistor may be necessary (see Figure 2-15). This is because the high-level voltage of the CLKIN input must be a minimum of 2.8 V while a standard TTL gate, for example, can have a high-level output voltage as low as 2.4 V. The size of the pull-up resistor will depend on such things as the frequency source's high-level output voltage and current and the number of other devices the frequency source will be driving. The resistor should be made as large as possible while still having the CLKIN input specification met.




FIGURE 2-15 - EXTERNAL FREQUENCY SOURCE

The delay time between CLKIN and CLKOUT is not specified. This delay time can vary by as much a one CLKOUT cycle and is very temperature dependent. Hardware designs which depend upon this delay time should not be used.

2.13 PIN DESCRIPTIONS

Definitions of the TMS32010 pin assignments and descriptions of the function of each pin are presented in Table 2-4. Figure 2-16 illustrates the TMS32010 pin assignments.

TABLE 2-4 — TMS32010 PIN DESCRIPTIONS

SIGNAL	PIN	I/O	DESCRIPTION
			POWER SUPPLIES
V _{cc}	30		Supply voltage (+ 5 V NOM)
V _{SS}	10		Ground reference
			CLOCKS
X2/CLKIN	8	IN	Crystal input pin for internal oscillator (X2). Also input pin for external oscillator (CLKIN).
X1	7	OUT	Crystal input pin for internal oscillator
CLKOUT	6	OUT	Clock output signal. The frequency of CLKOUT is one-fourth of the oscillator input (external oscillator) or crystal frequency (internal oscillator). Duty cycle is 50 percent.
			CONTROL
WE	31	OUT	Write Enable. When active (low), WE indicates that valid output data from the TMS32010 is available on the data bus. WE is only active during the first cycle of the OUT instruction and the second cycle of the TBLW instruction (see Section 3.4.3). MEN and DEN will always be inactive (high) when WE is active.
DEN	32	OUT	Data Enable. When active (low), DEN indicates that the TMS32010 is accepting data from the data bus. DEN is only active during the first cycle of the IN instruction (see Section 3.4.3). MEN and WE will always be inactive (high) when DEN is active.
MEN	33	оит	Memory Enable. MEN will be active low on every machine cycle except when WE and DEN are active. MEN is a control signal generated by the TMS32010 to enable instruction fetches from program memory. MEN will be active on instructions fetched from both internal and external memory.

TABLE 2-4 — TMS32010 PIN DESCRIPTIONS (CONTINUED)

SIGNAL	PIN	I/O	DESCRIPTION
			INTERRUPTS
RS	4	IN	Reset. When an active low is placed on the \overline{RS} pin for a minimum of five clock cycles, \overline{DEN} , \overline{WE} , and \overline{MEN} are forced high, and the data bus (D15 through D0) is tristated. The program counter (PC) and the address bus (A11 through A0) are then synchronously cleared after the next complete clock cycle from the falling edge of \overline{RS} . \overline{RS} also disables the interrupt, clears the interrupt flag register, and leaves the overflow mode register unchanged. The TMS32010 can be held in the reset state indefinitely.
ĪNT	5	IN	Interrupt. The interrupt signal is generated by applying a negative-going edge to the INT pin. The edge is used to latch the interrupt flag register (INTF) until an interrupt is granted by the device. An active low level will also be sensed. (See Section 2.10.)
BIO	9	IN	I/O Branch Control. If $\overline{\text{BIO}}$ is active (low) upon execution of the BIOZ instruction, the device will branch to the address specified by the instruction (see Section 2.9).
			PROGRAM MEMORY MODES
MC/MP	3	IN	Microcomputer/Microprocessor Mode. A high on the MC/MP pin enables the microcomputer mode. In this mode, the user has available 1524 words of on-chip program memory. (Program memory locations 1524 through 1535 are reserved.) The microcomputer mode also allows an additional 2560 words of program memory to reside off-chip. A low on the MC/MP pin enables the microprocessor mode. In this mode, the entire memory space is external, i.e., addresses 0 through 4095. (See Section 2.3.1.)
			BIDIRECTIONAL DATA BUS
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0	18 17 16 15 14 13 12 11 19 20 21 22 23 24 25 26	I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	D15 (MSB) through D0 (LSB). The data bus is always in the high-impedance state except when WE is active (low).

TABLE 2-4 — TMS32010 PIN DESCRIPTIONS (CONCLUDED)

SIGNAL	PIN	I/O	DESCRIPTION
A11 A10 A9 A8 A7 A6 A5	27 28 29 34 35 36 37	OUT OUT OUT OUT OUT OUT	PROGRAM MEMORY ADDRESS BUS AND PORT ADDRESS BUS Program memory A11 (MSB) through A0 (LSB) and port addresses PA2 (MSB) through PA0 (LSB). Addresses A11 through A0 are always active and never go to high impedance. During execution of the IN and OUT instructions, pins A2 through A0 carry the port addresses PA2 through PA0.
A4 A3	38 39	OUT	
A2/PA2 A1/PA1 A0/PA0	39 40 1 2	OUT OUT OUT OUT	




FIGURE 2-16 — TMS32010 PIN ASSIGNMENTS

INSTRUCTIONS

3. INSTRUCTIONS

The TMS32010's comprehensive instruction set supports both numeric-intensive operations, such as signal processing, and general purpose operations, such as high-speed control. The instruction set, shown in Table 2, consists primarily of single-cycle single-word instructions, permitting execution rates of up to five million instructions per second. Only infrequently used branch and I/O instructions are multicycle.

The TMS32010 also contains a number of instructions that shift data as part of an arithmetic operation. These all execute in a single cycle and are very useful for scaling data in parallel with other operations.

3.1 INTRODUCTION

The instruction set contains a full set of branch instructions. Combined with the Boolean operations and shifters, these instructions permit the bit manipulation and bit test capability needed for high-speed control operations. Double-precision operations are also supported by the instruction set. Some examples are ADDH (add to high-order accumulator) and ADDS (add to accumulator with sign extension suppressed), which allow easy manipulation of 32-bit numbers.

The TMS32010's hardware multiplier allows the MPY instruction to be executed in a single cycle. The SUBC (conditional subtract for divide) instruction performs the shifting and conditional branching necessary to implement a divide efficiently and quickly.

Two special instructions, TBLR (table read) and TBLW (table write), allow crossover between data memory and program memory. The TBLR instruction transfers words stored in program memory to the data RAM. This eliminates the need for a coefficient ROM separate from the program ROM, thus permitting the user to make efficient trade-offs as to the amount of ROM dedicated to program or coefficient store. The accompanying instruction, TBLW, transfers words in internal data RAM to an external RAM. In conjunction with TBLR, this instruction allows the use of external RAM to expand the amount of data storage.

When a very large amount of external data must be addressed (i.e., > 4K words), TBLR and TBLW can no longer serve as a means of expanding the data RAM. Then it becomes necessary to address external data RAM as a peripheral by using the IN and OUT instructions; these instructions permit a data word to be read into the on-chip RAM in only two cycles. This procedure requires a minimal amount of external logic and permits the accessing of almost unlimited amounts of data RAM. This is very useful for pattern recognition applications, such as speech recognition or image processing. This is further explained in Section 6.1.3.

3.2 ADDRESSING MODES

Three main addressing modes are available with the TMS32010 instruction set: direct, indirect, and immediate addressing.

3.2.1 Direct Addressing Mode

In direct addressing, seven bits of the instruction word concatenated with the data page pointer form the data memory address. This implements a paging scheme in which the first page contains 128 words and the second page contains 16 words. In a typical application, infrequently accessed variables, such as those used when performing an interrupt service routine, are stored on the second page.

3.2.2 Indirect Addressing Mode

Indirect addressing forms the data memory address from the least significant eight bits of one of two auxiliary registers, AR0 and AR1. The auxiliary register pointer (ARP) selects the current auxiliary register. The auxiliary registers can be automatically incremented or decremented in parallel with the execution of any indirect instruction to permit single-cycle manipulation of data tables.

3.2.3 Immediate Addressing Mode

The TMS32010 instruction set contains special "immediate" instructions. These instructions derive data from part of the instruction word rather than from the data RAM. Some very useful immediate instructions are multiply immediate (MPYK), load accumulator immediate (LACK), and load auxiliary register immediate (LARK).

3.3 INSTRUCTION ADDRESSING FORMAT

The following sections describe the opcode format for the various addressing modes of the TMS32010.

3.3.1 Direct Addressing Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		С	PCO	DE				0			d	ma			

Bit 7 = 0 defines direct addressing mode. The opcode is contained in bits 15 through 8. Bits 6 through 0 contain data memory address.

The seven bits of the data memory address (dma) field can directly address up to 128 words (1 page) of data memory. Use of the data memory page pointer is required to address the full 144 words of data memory.

Direct addressing can be used with all instructions requiring data operands except for the immediate operand instructions.

3.3.2 Indirect Addressing Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			OPC	CODE				1	0	INC	DEC	ARP	0	0	ARP

Bit 7 = 1 defines indirect addressing mode. The opcode is contained in bits 15 through 8. Bits 7 through 0 contain indirect addressing control bits.

Bit 3 and bit 0 control the Auxiliary Register Pointer (ARP). If bit 3 = 0, then the content of bit 0 is loaded into the ARP. If bit 3 = 1, then content of ARP remain unchanged. ARP = 0 defines the contents of AR0 as memory address. ARP = 1 defines the contents of AR1 as memory address.

Bit 5 and bit 4 control the auxiliary registers. If bit 5 = 1, then the ARP defines which auxiliary register is to be incremented by 1. If bit 4 = 1, then the ARP defines which auxiliary register is to be decremented by 1. If bit 5 or bit 4 are zero, then neither auxiliary register is incremented or decremented. Bits 6, 2, and 1 are reserved and should always be programmed to zero.

Indirect addressing can be used with all instructions requiring data operands, except for the immediate operand instructions.

3.3.3 Immediate Addressing Format

Included in the TMS32010's instruction set are five immediate operand instructions (LDPK, LARK, MPYK, LACK, and CALL). In these instructions, the operand is contained within the instruction word.

3.3.4 Examples of Opcode Format

1) ADD 9,5 Add to accumulator the contents of memory location 9 left-shifted 5 bits.

			12												
0	0	0	0	0	1	0	1	0	0	0	0	1	0	0	1

Note: Opcode of the ADD instruction is 0000 and appears in bits 15 through 12. Shift code of 5 appears in bits 11 through 8. Data memory address 9 appears in bits 6 through 0.

2) ADD * + , 8 Add to accumulator the contents of data memory address defined by contents of current auxiliary register. This data is left-shifted 8 bits before being added. The current auxiliary register is auto-incremented by 1.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	0	0	1	0	1	0	1	0	0	0

Other variations of indirect addressing are as follows:

- 3) ADD *, 8 As in example 2, but with no auto-increment; opcode would be > 0888
- 4) ADD * , 8 As in example 2, except that current auxiliary register is decremented by 1; opcode would be > 0898
- 5) ADD * + , 8, 1 As in example 2, except that the auxiliary register pointer is loaded with the value 1; opcode would be > 08A1
- 6) ADD * + , 8, 0 As in example 2, except that the auxiliary register pointer is loaded with the value 0; opcode would be > 08A0

3.4 INSTRUCTION SET

The following sections include the symbols and abbreviations that are used in the instruction set summary and in the instruction descriptions, the complete instruction set summary, and a description of each instruction.

All numbers are assumed to be decimal unless otherwise indicated. Hexidecimal numbers are specified by the symbol ">" before the number.

3.4.1 Symbols and Abbreviations

DATn and PRGn are assumed to have the symbolic value of n. They are used to represent any symbol with the value n.

TABLE 3-1 - INSTRUCTION SYMBOLS

SYMBOL	MEANING
ACC	Accumulator
AR0	Auxiliary register zero
AR1	Auxiliary register one
	(AR0 and AR1 are predefined assembler symbols equal to 0 and 1,
	respectively.)
ARP	Auxiliary register pointer
D	Data memory address field
DATn	Label assigned to data memory location n
dma	Data memory address
DP	Data page pointer
1	Addressing mode bit
K	Immediate operand field
(N)	Contents of register "N" or data memory location "N"
> nn	Indicates nn is a hexadecimal number. All others are
	assumed to be decimal values.
P	Product (P) register
PAn	Port address n (PA0 through PA7 are predefined
	assembler symbols equal to 0 through 7,
	respectively)
PC	Program counter
pma	Program memory address
PRGn	Label assigned to program memory location n
R	1-bit operand field specifying auxiliary register
S	4-bit left-shift code
Т	T register
X	3-bit accumulator left-shift field
→	Is assigned to

3.4.2 Instruction Set Summary

The instruction set summary in the following table consists primarily of single-cycle single-word instructions. Only infrequently used branch and I/O instructions are multicycle.

TABLE 3-2 — INSTRUCTION SET SUMMARY

		ACC	UMULAT	OR I	NST	RL	JCT	ION	S										
MNEMO	NIC DESCRIPTION	NO. CYCLES	NO. WORDS					INS	STR		OOS		EGIS	TE	R				
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ABS	Absolute value of accumulator	1	1	0	1	1	1	1	1	1	1	1	0	0	0	1	0	0	0
ADD	Add to accumulator with shift	1	1	0	0	0	0	<	- S		\rightarrow	١	\leftarrow			D			\rightarrow
ADDH	Add to high-order accumulator bits	1	1	0	1	1	0	0	0	0	0	١	\leftarrow			D			\rightarrow
ADDS	Add to accumulator with no sign extension	1	1	0	1	1	0	0	0	0	1	I	\leftarrow			D			\rightarrow
AND	AND with accumulator	1	1	0	1	1	1	1	0	0	1	1	\leftarrow			D			\rightarrow
LAC	Load accumulator with shift	1	1	0	0	1	0	<	- S		\rightarrow	I	\leftarrow			D			\Rightarrow
LACK	Load accumulator immediate	1	1	0	1	1	1	1	1	1	0	<				K			\rightarrow
OR	OR with accumulator	1	1	0	1	1	1	1	0	1	0	-	\leftarrow			D			\rightarrow
SACH	Store high-order accumulator bits with shift	1	1	0	1	0	1	1	←	- X	\rightarrow	ı	\leftarrow			D			\rightarrow
SACL	Store low-order accumulator bits	1	1	0	1	0	1	0	0	0	0	ı	\leftarrow			D			\rightarrow
SUB	Subtract from accumulator with shift	1	1	0	0	0	1	<	- S		\rightarrow	I	\leftarrow			D			\rightarrow
SUBC	Conditional subtract (for divide)	1	1	0	1	1	0	0	1	0	0	I	\leftarrow			D			\rightarrow
SUBH	Subtract from high- order accumulator bits	1	1	0	1	1	0	0	0	1	0	ı	\leftarrow			D			\rightarrow
SUBS	Subtract from accumulator with no sign extension	1	1	0	1	1	0	0	0	1	1	I	\leftarrow			D			\rightarrow
XOR	Exclusive OR with accumulator	1	1	0	1	1	1	1	0	0	0	1	←			D			\rightarrow
ZAC	Zero accumulator	1	1	0	1	1	1	1	1	1	1	1	0	0	0	1	0	0	1
ZALH	Zero accumulator and load high-order bits	1	1	0	1	1	0	0	1	0	1	1	<			D			\rightarrow
ZALS	Zero accumulator and load low-order bits with no sign extension	1	1	0	1	1	0	0	1	1	0	1	←			D			\rightarrow

TABLE 3-2 - INSTRUCTION SET SUMMARY (CONTINUED)

	AUXILIAR	Y REGISTE	R AND D	ΑΤΑ	PA	GE	POI	NT	ERI	NST	RU	СТІ	ON:	S					
MNEMC	ONIC DESCRIPTION	NO. CYCLES	NO. WORDS					INS	STR		OOS		EGIS	STE	R				
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LAR	Load auxiliary register	1	1	0	0	1	1	1	0	0	R	I	\leftarrow			D			\rightarrow
LARK	Load auxiliary register immediate	1	1	0	1	1	1	0	0	0	R	<				K			\rightarrow
LARP	Load auxiliary register pointer immediate	1	1	0	1	1	0	1	0	0	0	1	0	0	0	0	0	0	K
LDP	Load data memory page pointer	1	1	0	1	1	0	1	1	1	1	İ	<			D			\rightarrow
LDPK	Load data memory page pointer immediate	1	1	0	1	1	0	1	1	1	0	0	0	0	0	0	0	0	Κ
MAR	Modify auxiliary register and pointer	1	1	0	1	1	0	1	0	0	0	1	<			D			\rightarrow
SAR	Store auxiliary register	1	1	0	0	1	1	0	0	0	R	I	\leftarrow			D ·			\rightarrow

L		L	L	<u> </u>															
		В	RANCHI	NST	RU	СТІ	ONS	S											
MNEMO	NIC DESCRIPTION	NO. CYCLES	NO. WORDS					INS	STRI		PCO		GI	STE	R				
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	Branch unconditionally	2	2	1 0	1 0	1 0	1 0	1	0	0	1 BR	0 ANO	0 CH	0 ADI		0 SS	0	0	0 →
BANZ	Branch on auxiliary register not zero	2	2	1 0	1 0	1 0	1 0	0 <i>←</i>	1	0	0 BR	0 AN(0 CH	0 ADI	0 DRE	0 SS	0	0	0 ->
BGEZ	Branch if accumulator $\geqslant 0$	2	2	1 0	1 0	1 0	1 0	1 ←	1	0	1 BR	0 ANG	0 CH	0 ADI	0 DRE	0 :SS	0	0	0
BGZ	Branch if accumulator > 0	2	2	1 0	1	1 0	1 0	1 ←	1	0	0 BR	0 AN(0 CH	0 ADI	0 DRE	0 :SS	0	0	0 →
BIOZ	Branch on $\overline{BIO} = 0$	2	2	1 0	1 0	1 0	1 0	0 <i>←</i>	1	1	0 BR	0 ANG	0 CH	0 ADI	0 DRE	0 :SS	0	0	0 ->
BLEZ	Branch if accumulator $\leqslant 0$	2	2	1 0	1 0	1 0	1 0	1	0	1	1 BR	0 ANO	0 CH	0 ADI	0 DRE	0 :SS	0	0	0
BLZ	Branch if accumulator < 0	2	2	1 0	1 0	1 0	1 0	1 ←	0	1	0 BR	0 ANC	0 CH	0 ADI	0 DRE	0 SS	0	0	0
BNZ	Branch if accumulator ≠ 0	2	2	1 0	1 0	1 0	1 0	1 ←	1	1	0 BR	0 ANO	0 CH	0 ADI	0 DRE	0 SS	0	0	0 \rightarrow
BV	Branch on overflow	2	2	1 0	1 0	1 0	1 0	0 ←	1	0	1 BR	0 ANC	0 CH	0 ADI	0 DRE	0 SS	0	0	0 >
BZ	Branch if accumulator = 0	2	2	1 0	1 0	1 0	1 0	1	1	1	1 BR	0 ANC	0 CH	0 ADI	0 DRE	0 SS	0	0	0
CALA	Call subroutine from accumulator	2	1	0	1	1	1	1	1	1	1	1	0	0	0	1	1	0	0
CALL	Call subroutine immediately	2	2	1 0	1 0	1 0	1 0	1 <	0	0	0 BR	0 ANC	0 CH	0 ADI	0 DRE	0 SS	0	0	0 >
RET	Return from sub- routine	2	1	0	1	1	1	1	1	1	1	1	0	0	0	1	1	0	1

TABLE 3-2 - INSTRUCTION SET SUMMARY (CONCLUDED)

	T REGIST	ER, P REC	GISTER, A	AND	ML	ILT	PL`	Y IN	NSTF	RUC	TIO	NS							
MNEMO	NIC DESCRIPTION	NO. CYCLES	NO. WORDS					INS	STRI		CO		EGIS	STE	R				
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
APAC	Add P register to accumulator	1	1	0	1	1	1	1	1	1	1	1	0	0	0	1	1	1	1
LT	Load T register	1	1	0	1	1	0	1	0	1	0	ı	\leftarrow			D-			\rightarrow
LTA	LTA combines LT and APAC into one instruction	1	1	0	1	1	0	1	1	0	0	ł	<			D-			\rightarrow
LTD	LTD combines LT, APAC, and DMOV into one instruction	1	1	0	1	1	0	1	0	1	1	1	<			- D -		-	→
MPY	Multiply with T register; store product in P register	1	1	0	1	1	0	1	1	0	1	I	<			- D			\rightarrow
MPYK	Multiply T register with immediate oper- and; store product in P register	1	1	1	0	0	<							K		-			\rightarrow
PAC	Load accumulator from P register	1	1	0	1	1	1	1	1	1	1	1	0	0	0	1	1	1	0
SPAC	Subtract P register from accumulator	1	1	0	1	1	1	1	1	1	1	1	0	0	1	0	0	0	0

	CONTROL INSTRUCTIONS																		
MNEMO	NIC DESCRIPTION	NO. CYCLES																	
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DINT	Disable interrupt	1	1	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	1
EINT	Enable interrupt	1	1	0	1	1	1	1	1	1	1	1	0	0	0	0	0	1	0
LST	Load status register	1	1	0	1	1	1	1	0	1	1	ı	\leftarrow			D			\rightarrow
NOP	No operation	1	1	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0
POP	Pop stack to accumulator	2	1	0	1	1	1	1	1	1	1	1	0	0	1	1	1	0	1
PUSH	Push stack from accumulator	2	1	0	1	1	1	1	1	1	1	1	0	0	1	1	1	0	0
ROVM	Reset overflow mode	1	1	0	1	1	1	1	1	1	1	1	0	0	0	1	0	1	0
SOVM	Set overflow mode	1	1	0	1	1	1	1	1	1	1	1	0	0	0	1	0	1	1
SST	Store status register	1	1	0	1	1	1	1	1	0	0	1	<			D			\rightarrow

		I/O AND	DATA M	EMO	ORY	OF	ER	ATI	ONS	S									
MNEMO	NIC DESCRIPTION	NO. CYCLES																	
				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DMOV	Copy contents of data memory location into next location	1	1	0	1	1	0	1	0	0	1	ı	<			D			→
IN	Input data from port	2	1	0	1	0	_	0		РΑ		-1	\leftarrow			D			\rightarrow
OUT	Output data to port	2	1	0	1	0	0	1		РΑ		- 1	\leftarrow			D			\rightarrow
TBLR	Table read from program memory to data RAM	3	1	0	1	1	0	0	1	1	1	ı	<			- D		. 1	→
TBLW	Table write from data RAM to program memory	3	ļ	0	1	1	1	1	1	0	1	ı	<	····		- D			>

3.4.3 Instruction Descriptions

Each instruction in the instruction set summary is described in the following pages. An example is provided with each instruction. The instructions are listed in alphabetical order.

Addressing: ABS

Operands: None

Operation: /ACC/

Encoding:

Description: If accumulator is greater than zero, then the accumulator is unchanged by the execution of

this instruction. If the accumulator is less than zero, then the accumulator will be replaced by its two's complement value. Note that the hexadecimal number > 80000000 is a special case. When the overflow mode is not set, the ABS of > 80000000 is > 80000000. When in

the overflow mode, the ABS of > 80000000 is > 7FFFFFFF.

Words: 1 Cycles: 1

Example: ABS

BEFORE INSTRUCTION AFTER INSTRUCTION
31 0 31 (

ACC 0 0 0 0 1 2 3 4 ACC 0 0 0 0 1 2 3 4

and

ACC F ACC F F F F F **Direct Addressing:**

ADD dma, shift

Indirect Addressing:

ADD $\{*|*+|*-\}$, shift, next ARP

Operands:

0 < shift < 15

0 ≤ dma ≤ 127

Operation:

 $(ACC) + (dma) \times 2^{shift} \rightarrow ACC$

Encoding:

10 9 8 7 6 5 4 3 2 14 13 12 11

Direct:

0 0 0 0 SHIFT	0	DATA MEMORY ADDRESS
---------------	---	------------------------

Indirect:

0	0	0	0	SHIFT	1	SEE SECTION 2.4
l .					3	ł

Description: Contents of data memory address are left-shifted and added to accumulator. During

shifting, low-order bits are zero-filled, and high-order bits are sign-extended. The result is

stored in the accumulator.

Words: 1 Cycles: 1

Example: ADD DAT1,3

ADD *,3

If current auxiliary register contains the value 1.

DATA	BEFORE INSTRUCTION
MEMORY	2
ACC	7

AFTER INSTRUCTION DATA 2 **MEMORY** 1 ACC 23

Note: If the contents of data memory address DAT2 is >8BOE, then the following instruction sequence will leave accumulator with the value > FFF8B0E0.

> ZAC Zero accumulator

ACC = > FFF8B0E0 ADD DAT2,4

Direct Addressing:

ADDH dma

Indirect Addressing:

ADDH $\{*|*+|*-\}$, next ARP

Operands:

0 ≤ dma ≤ 127

ARP = 0.1

Operation:

 $(ACC) + (dma) \times 2^{16} \rightarrow ACC$

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

0 1 1 0 0 0 0 0 0 DATA MEMORY ADDRESS

Indirect:

0 1 1 0 0 0 0 1 1 SEE SECTION 2.4

Description: ADD contents of data memory address to upper half of the accumulator (bits 31 through 16)

Words: 1 Cycles: 1

Example: ADDH DAT5

or

ADDH * If current auxiliary register contains the value 5.

DATA	BEFORE INSTRUCTION	DATA	AFTER INSTRUCTION
MEMORY	4	MEMORY	4
5		5	
ACC	>0 0 0 0 0 0 1 3	ACC	>0 0 0 4 0 0 1 3

Note: This instruction can be used in performing 32-bit arithmetic. See Section 7.3.6.

Direct Addressing:

ADDS dma

Indirect Addressing:

ADDS $\{*|*+|*-\}$, next ARP

Operands:

0 ≤ dma ≤ 127

ARP = 0.1

Operation:

(ACC) + (dma) → ACC

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

0 1 1 0 0 0 0 1 0 DATA MEMORY ADDRESS

Indirect:

0 1 1 0 0 0 0 1 1 SEE SECTION 2.4

Description: Add contents of specified data memory location with sign-extension suppressed. The data is

treated as a 16-bit positive integer rather than a two's complement integer. Therefore, there

is no sign-extension as there is with the ADD instruction.

Words: 1 Cycles: 1


Example:

ADDS DAT11

or

ADDS *

If current auxiliary register contains the value 11.



DATA
MEMORY >F 0 0 6
11

>0 0 0 0 F 0 0 9

Notes: The following routines illustrate the difference between the ADD and ADDS instructions. Data memory location DAT1 contains > E007.

ZAC

Zero ACC

ADDS DAT1

ACC = > 0000E007

ZAC

Zero ACC

ADD

DAT1,0 ACC = > FFFFE007

The ADDS instruction can be used in implementing 32-bit arithmetic. (See Section 7.3.6.)

AND

Direct Addressing:

AND dma

Indirect Addressing:

AND $\{* \mid * + \mid * - \}$ auxiliary register pointer

Operands:

 $0 \le dma \le 127$, auxiliary register pointer = 0 or 1

Operation:

Zero. AND. high-order ACC bits: (dma). AND. low-order ACC bits → ACC

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

0 1 1 1 1 0 0 1 0 DATA MEMORY ADDRESS

Indirect:

0	1	1	1	1	0	0	1	1	SEE SECTION 2.4
---	---	---	---	---	---	---	---	---	-----------------

Description:

The low-order bits of the accumulator are ANDed with the contents of the specified data memory address and concatenated with all zeroes ANDed with the high-order bits of the accumulator. The AND operation follows the truth table below.

DATA MEMORY BIT	ACC BIT (BEFORE)	ACC BIT (AFTER)
0	0	0
0	1	0
1	0	0
1	1	1

Words: 1 Cycles: 1

Example: AND DAT16

or

AND * If current auxiliary register contains the value 16.

DATA	BEFORE INSTRUCTION	DATA	AFTER INSTRUCTION
MEMORY	>0 0 F F	MEMORY	>0 0 F F
16		16	
ACC [>1 2 3 4 5 6 7 8	ACC [>0 0 0 0 0 0 7 8

Note: This instruction is useful for examining bits of a word for high-speed control applications.

Addressing:

APAC

Operands:

None

Operation:

 $(ACC) + (P) \rightarrow ACC$

Encoding:

 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 0
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1

Description: The contents of the P register, the result of a multiply, are added to the contents of the accumulator and the result is stored in the accumulator.

Words: 1 Cycles: 1

Example:

APAC

BEFORE INSTRUCTION

AFTER INSTRUCTION

P 64

P 64

ACC 32

ACC 96

Note: This instruction is a subset of the LTA and LTD instructions.

R

Addressing:

B pma

Operands:

 $0 \leq pma < 2^{12}$

Operation:

pma → PC

Encoding:

15 14 13 12 11 10 9 8 7 6 5 3 2 1 0 4 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 PROGRAM MEMORY ADDRESS

Description: Branch to location in program is specified by the program memory address (pma). Pma can be either a symbolic or a numeric address.

Words: 2 Cycles: 2

Example:

B PRG191 191 is loaded into the program counter and program continues running from

that location.

Addressing:

BANZ pma

Operands:

 $0 \le pma < 2^{12}$

Operation:

If (AR) <> 0

Then $(AR) - 1 \rightarrow AR$ and pma $\rightarrow PC$

Else (PC) $+ 1 \rightarrow PC$ $(AR) - 1 \rightarrow AR$

Encoding:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0
0	0	0	0		Р	RO	GRA	λM I	MEN	ЛОГ	RY A	ADD	RE	SS	

Description: If the current auxiliary register is not equal to zero, then the auxiliary register is decremented and the address contained in the following word is loaded into the program counter. If the auxiliary register equals zero, the current program counter is incremented. Branch to location in program is specified by the program memory address (pma). Pma can be either a symbolic or numeric address.

Words: 2 Cycles: 2


or

Example: BANZ PRG35

BEFORE	INSTRU	JCTION

AR	1





ΔFT	FR	INICT	RII	CTI	ONI

		_
AR	1)
	`	_

PC	35

Note: This instruction can be used for loop control with the auxiliary register as loop counter. The auxiliary register is decremented after testing for zero. The auxiliary registers also behave as modulo 512 counters.

3

Addressing: BGEZ pma

Operands: $0 \le pma < 2^{12}$

Operation: If $(ACC) \ge 0$

Then pma \rightarrow PC Else (PC) + 1 \rightarrow PC

Encoding: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
0	0	0	0		Р	RO	GR/	AM Ι	MEN	ЛОГ	RY A	4DC	RE	SS	

Description: If the contents of the accumulator are greater than or equal to zero, branch to the specified program memory location. Branch to location in program is specified by the program

memory address (pma). Pma can be either a symbolic or a numeric address.

Words: 2 Cycles: 2

Example: BGEZ PRG217 217 is loaded into the program counter if the accumulator is greater than

or equal to zero.

BGZ

Addressing:

BGZ pma

Operands:

 $0 \le pma < 212$

Operation:

If (ACC) > 0

Then pma \rightarrow PC Else (PC) + 1 \rightarrow PC

Encoding:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
0	0	0	0	PROGRAM MEMORY ADDRESS											

Description: If the contents of the accumulator are greater than zero, branch to the specified program memory location. Branch to location in program specified by the program memory address

(pma). Pma can be either a symbolic or a numeric address.

Words: 2 Cycles: 2

Example: BGZ PRG342 342 is loaded into the program counter if the accumulator is greater than zero.

Addressing:

BIOZ pma

Operands:

 $0 \le pma < 2^{12}$

Operation:

If $\overline{BIO} = 0$

Then pma \rightarrow PC Else (PC) + 1 \rightarrow PC

Encoding:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	0	0	0	0	0	0	0	0	0
0	0	0	0		PROGRAM MEMORY ADDRESS										

Description:

If the $\overline{\text{BIO}}$ pin is active low, then branch to specified memory location. Otherwise, the program counter is incremented. Branch to location in program is specified by the program memory address (pma). Pma can be either a symbolic or a numeric address.

Words: 2 Cycles: 2

Example: BIOZ PRG64 If the BIO pin is active low, then a branch to location 64 occurs. Otherwise, the

program counter is incremented.

Note: This instruction can be used in conjunction with the BIO pin to test if peripheral is ready to deliver an input. This type of interrupt is preferable when performing time-critical loops.

3

Addressing: BLEZ pma

Operands: $0 \le pma < 2^{12}$

Operation: If $(ACC) \leq 0$

Then pma \rightarrow PC Else (PC) + 1 \rightarrow PC

Encoding: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1	1	1	1	1	0	1	1	0	0	0	0	0	0	0	0
0	0	0	0		Р	RO	GRA	ΔM	MEN	МОР	RY A	ADE	RE	SS	

Description: If the contents of the accumulator are less than or equal to zero, branch to the specified

program memory location. Branch to location in program is specified by the program

memory address (pma). Pma can be either a symbolic or a numeric address.

Words: 2 Cycles: 2

Example: BLEZ PRG63 63 is loaded into the program counter if the accumulator is less than or

equal to zero.

Addressing:

BLZ pma

Operands:

 $0 \le pma < 212$

Operation:

If (ACC) < 0Then pma → PC

Else (PC) $+ 1 \rightarrow PC$

Encoding:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0
0	0	0	0		PROGRAM MEMORY ADDRESS										

Description: If the contents of the accumulator are less than zero, branch to the specified program memory location. Branch to location in program is specified by the program memory address (pma). Pma can be either a symbolic or numeric address.

Words: 2 Cycles: 2

Example: BLZ PRG481 481 is loaded into the program counter if the accumulator is less than zero.

BNZ

Addressing:

BNZ pma

Operands:

 $0 \le pma \le 2 12$

Operation:

If (ACC) <> 0

Then pma → PC Else $(PC) + 1 \rightarrow PC$

Encoding:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
0	0	0	0	PROGRAM MEMORY ADDRESS											

Description: If the contents of the accumulator are not equal to zero, branch to the specified program memory location. Branch to location in program is specified by the program memory address (pma). Pma can be either a symbolic or numeric address.

Words: 2 Cycles: 2

Example: BNZ PRG320 320 is loaded into the program counter if the accumulator does not equal zero.

Addressing:

BV pma

Operands:

 $0 \le pma \le 212$

Operation:

If overflow flag = 1 Then pma \rightarrow PC and 0 \rightarrow overflow flag Else (PC) + 1 \rightarrow PC

Encoding:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	1	0	0	0	0	0	0	0	0
0	0	0	0		Р	RO	GRA	M/	MEN	ЛОГ	RY A	4DC	RE	SS	

Description: If the overflow flag has been set, then a branch to the program address occurs and the overflow flag is cleared. Otherwise, the program counter is incremented. Branch to location in program is specified by the program memory address (pma). Pma can be either a symbolic

or a numeric address.

Words: 2 Cycles: 2

Example: BV PRG610 If an overflow has occurred since the overflow flag was last cleared, then 610 is

loaded into the program counter. Otherwise, the program counter is

incremented.

Addressing:

BZ pma

Operands:

 $0 \le pma < 212$

Operation:

If (ACC) = 0

Then pma → PC Else $(PC) + 1 \rightarrow PC$

Encoding:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
0	0	0	0		Р	RO	GRA	M/	MEN	ЛОГ	RY A	ADC	RE	SS	

Description: If the contents of the accumulator are equal to zero, branch to the specified program memory location. Branch to location in program is specified by the program memory address (pma). Pma can be either a symbolic or numeric address.

Words: 2 Cycles: 2

Example: BZ PRG102 102 is loaded into the program counter if accumulator is equal to zero.

Addressing: CALA

Operands: None

Operation: $(PC) + 1 \rightarrow T0S$

ACC bits $11 - 0 \rightarrow PC$

Encoding: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 1 1 1 1 1 0 0 0 1 1 0 0

Description: The current program counter is incremented and pushed onto the top of the stack. Then,

the contents of the 12 least significant bits of the accumulator are loaded into the PC.

Words: 1 Cycles: 2

Example: CALA

	BEFORE INSTRUCTION		AFTER INSTRUCTION
PC	25	PC	83
ACC	83	ACC	83
STACK	32 75	STACK	26 32
	84		75
	49		84

Note: This instruction is used to perform computed subroutine calls. See Section 5.1.5.

Addressing:

CALL pma

Operands:

None

Operation:

 $(PC) + 1 \rightarrow TOS$

pma → PC

Encoding:

15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	U
1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0		Р	RO	GRA	M	MEN	ИОР	RY A	ADC	RE	SS	

Description: The current program counter is incremented and pushed onto the top of the stack. Then,

the program memory address is loaded into the PC.

Words: 2 Cycles: 2

Example: CALL PRG109

	BEFORE INSTRUCTION		AFTER INSTRUCTION
PC	33	PC	109
STACK	71 48 16 80	STACK	34 71 48 16

Addressing:

DINT

Operands:

None

Operation:

1 → Interrupt-mode flag bit

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 1 1 0 0 0 0 0 1 1 0

Description: The interrupt-mode flag (INTM) bit is set to logic 1. When this flag is set, any further

maskable interrupts are disabled.

Words: 1 Cycles: 1

Example: DINT

DMOV dma

Indirect Addressing:

DMOV $\{*/* + /* - \}$, next ARP

Operands:

0 ≤ dma ≤ 127

ARP = 0.1

Operation:

(dma) → dma + 1

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

0 1 1 0 1 0 0 1 0 DATA MEMORY ADDRESS

Indirect:

0 1 1 0 1 0 0 1 1 SEE SECTION 2.4

Description: The contents of the specified data memory address are copied into the contents of the next

higher address.

Words: 1 Cycles: 1

Example: DMOV DAT8

or

DMOV *

If current auxiliary register contains the value 8.

DATA
MEMORY
8
BEFORE INSTRUCTION
43

DATA
MEMORY
8

AFTER INSTRUCTION
43

DATA
MEMORY 2

DATA MEMORY 43

Note: DMOV is an instruction that can be associated with Z⁻¹ in signal flow graphs. It is a subset of the LTD instruction. See LTD for more information.

EINT

3

Addressing:

EINT

Operands:

None

Operation:

0 → interrupt-mode flag bit

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 1 1 0 1 1 0 0 0 0 0 1

Description: The interrupt-mode flag (INTM) in the status register is cleared to logic 0. When this flag is

not set, maskable interrupts are enabled.

Words: 1 Cycles: 1

Example: EINT

IN dma, port address

Indirect Addressing:

IN $\{*/* + /* - \}$ port address, next ARP

Operands:

0 ≤ dma ≤ 127

 $0 \leq \text{port address} \leq 7$

ARP = 0.1

Operation:

port address → address lines A2/PA2 - A0/PA0

Data bus D15-D0 → dma

Encoding:

14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

0 1 0 0 0	PORT ADDRESS 0	DATA MEMORY ADDRESS
-----------	----------------	------------------------

Indirect:

0	1	0	0	0	PORT ADDRESS	1	SEE SECTION 2.4
---	---	---	---	---	-----------------	---	-----------------

Description: The IN instruction reads data from a peripheral and places it in data memory. It is a twocycle instruction. During the first cycle, the port address is sent to address lines A2/PA2-A0/PA0. DEN goes low during the first cycle, strobing in the data which the addressed peripheral places on the data bus, D15-D0.

Words: 1 Cycles: 2

Example: IN

STAT, PA5 Read in word from peripheral on port address 5.

Store in data memory location STAT.

LARK 1, 20

Load AR1 with decimal 20.

LARP 1

Load ARP with 1.

*-,PA1,0 IN

Read in word from peripheral on port address 1.

Store in data memory location 20. Decrement

AR1 to 19. Load the ARP with 0.

Notes: When the TMS32010 outputs address onto the three LSBs of address lines, the nine MSBs are zeroed.

Instruction causes the DEN line to go low during the first clock cycle of this instruction's execution. MEN remains high when DEN is active.

LAC dma, shift

Indirect Addressing:

LAC $\{*/* + /* - \}$ shift, next ARP

Operands: $0 \le \text{shift} \le 15$

0 ≤ dma ≤ 127 ARP = 0.1

Operation:

(dma) × 2^{shift} →ACC

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

0 0 1 0 SHIFT 0 DATA MEMORY ADDRESS

Indirect:

0 0 1 0 SHIFT 1 SEE SECTION 2.4

Description: Contents of data memory address are left-shifted and loaded into the accumulator. During

shifting, low-order bits are zero-filled and high-order bits are sign-extended.

Words: 1 Cycles: 1

Example: LAC DAT6,4

LAC *,4 If current auxiliary register contains the value 6.

DATA MEMORY 6	1
ACC	0

BEFORE INSTRUCTION

DATA	AFTER INSTRUCTION	
MEMORY	1	
6		•
ACC	16	

LACK

Load Accumulator with Eight-Bit Constant



Direct Addressing:

LACK eight-bit constant

Operands:

eight-bit positive constant

Operation:

eight-bit positive constant → ACC

Encoding:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1	1	1	0		8	BIT	CC	NS ⁻	TAN	ΙT	

Description: The eight-bit constant is loaded into the accumulator right-justified. The upper 24 bits of the accumulator are zeros (i.e., sign extension is suppressed).

Words: 1 Cycles: 1

Example: LACK 15

BEFORE INSTRUCTION AFTER INSTRUCTION ACC ACC 15 31

Note: If a constant longer than eight bits is used, the XDS/320 assembler will truncate it to eight bits. No error message will be given.

Direct Addressing: LAR auxiliary register, dma

Indirect Addressing: LAR auxiliary register, $\{*/* + /* - \}$, next ARP

Operands: $0 \le dma \le 127$

Operation: (dma) → auxiliary register

Encoding: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct: 0 0 1 1 1 AUXILIARY O DATA MEMORY ADDRESS

Indirect: 0 0 1 1 1 AUXILIARY 1 SEE SECTION 2.4

BEFORE INSTRUCTION

Description: The contents of the specified data memory address are loaded into the designated auxiliary

AFTER INSTRUCTION

18

18

32

register.

Words: 1 Cycles: 1

Example: LAR AR0, DAT19

MEMORY

DATA MEMORY 19			18	DATA MEMORY 19	
AR0	-		6	AR0	
also,	LARP LAR	AR0 ARO,* –			
DATA				DATA	

32

AR0 7 AR0 32

Notes: AR0 is not decremented after the LAR instruction. Generally, in the above case, if indirect addressing with autodecrement is used with LAR to load the current auxiliary register, the new value of the auxiliary register is not decremented as a result of instruction execution. The analogous case is true with autoincrement.

LAR and its companion instruction SAR, store auxiliary registers, should be used to store and load the auxiliary during subroutine calls and interrupts.

MEMORY

If an auxiliary register is not being used for indirect addressing, LAR and SAR enable it to be used as an additional storage register, especially for swapping values between data memory locations.

LARK

Load Auxiliary Register with Eight-Bit Constant



Direct Addressing:

LARK auxiliary register, eight-bit constant

Operands:

0 ≤ constant ≤ 255

Operation:

eight-bit positive constant → auxiliary register

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

0 1 1 1 0 AUXILIARY 8-BIT CONSTANT	
------------------------------------	--

Description: The eight-bit positive constant is loaded into the designated auxiliary register right-justified and zero-filled (i.e., sign-extension suppressed).

Words: 1 Cycles: 1

Example: LARK AR0,21

BEFORE INSTRUCTION

AFTER INSTRUCTION

AR0

0

AR0

21

Notes: This instruction is useful for loading an initial loop counter value into an auxiliary register for use with the BANZ instruction.

If a constant longer than eight bits is used, the XDS/320 assembler will truncate it to eight bits. No error message will be given.

Immediate Addressing:

LARP one-bit constant

Operands:

 $0 \le \text{constant} \le 1$

Operation:

constant → ARP

Encoding:

15 0 14 13 12 11 10 9 8 7 3 2 1 1-BIT 0 1 1 0 1 0 0 0 0 0 0 0 0 0 1 CONSTANT

Description: Load a one-bit constant identifying the desired auxiliary register into the auxiliary register

pointer.

Words: 1 Cycles: 1

Example: LARP 1 Any succeeding instructions will use auxiliary register 1 for indirect addressing.

Note: This instruction is a subset of MAR.

LDP dma

Indirect Addressing:

LDP $\{*, *+, *-\}$, next auxiliary register pointer

Operands:

0 ≤ dma ≤ 127, auxiliary register pointer

Operation:

LSB of (dma) → data page pointer register = 0 or 1

Encoding:

13 12 11 10 9 8 7 6 5 4 3 2 1 15 14

Direct:

0 1 1 0 1 1 1 0	DATA MEMORY ADDRESS
-----------------	------------------------

Indirect:

0	1	1	0	1	1	1	1	1	SEE SECTION 2.4

Description: The least significant bit of the contents of the specified data memory address is loaded into the data memory page pointer register (DP). All higher-order bits are ignored in the data word. DP = 0 defines page 0 which contains words 0-127. DP = 1 defines page 1 which contains words 128-143.

Words: 1 Cycles: 1

Example:

LDP DAT1 LDP *,1

LSB of location DAT1 gets loaded into data page pointer. LSB of location currently addressed

by auxiliary register is loaded into data page pointer.

LDPK

Load Data Memory Page Pointer with One-Bit Constant

Direct Addressing:

LDPK one-bit constant

Operands:

one-bit constant = 0 or 1

Operation:

one-bit constant → data page pointer register

Encoding:

Direct:

14 15 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 0 1 1 1 0 0 0 0 0 0 Κ 0 0

K = one-bit constant

Description: The one-bit constant is loaded into the data memory page pointer register (DP). DP = 0defines page 0 which contains words 0-127. DP = 1 defines page 1 which contains words

128-143.

Words: 1 Cycles: 1

Example: LDPK 0 Data page pointer is set to zero.

LDPK >0

LST dma

Indirect Addressing:

LST $\{*/* + /* - \}$, next auxiliary register pointer

Operands:

 $0 \le dma \le 127$, auxiliary register pointer = 0 or 1

Operation:

(dma) → status bits

Encoding:

15	14	13	12	11	10	9	0	′	O	5	4	3	2	1	U
0	1	1	1	1	0	1	1	0		DΑ		ME DRI		RY	

Indirect:

0	1	1	1	1	0	1	1	1	SEE SECTION 2.4

Description: Restores the contents of the status register as saved by the store status (SST) instruction from a data memory word.

Words: 1 Cycles: 1

Example:

LARP 0

The data memory word addressed by the contents of auxiliary

LST *,1

register 0 replaces the status bits. The auxiliary register pointer

becomes 1.

Note: This instruction is used to load the TMS32010's status bits after interrupts and subroutine calls. These status bits include the Overflow Flag (OV) bit, Overflow Mode (OVM) bit, Auxiliary Register Pointer (ARP) bit, and the Data Memory Page Pointer (DP) bit. The Interrupt Mask bit cannot be changed by the LST instruction. These bits were stored (by the SST instruction) in the data memory word as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OV	OVM	INTM	1	1	1	1	ARP	1	1	1	1	1	1	1	DP

See SST.

LT dma

Indirect addressing:

LT $\{*/* + /* - \}$, next ARP

Operands:

0 ≤ dma ≤ 127

ARP = 0.1

Operation:

(dma) → T register

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

0 1 1 0 1 0 1 0 0 DATA MEMORY ADDRESS

Indirect:

0 1 1 0 1 0 1 0 1 SEE SECTION 2.4

Description: LT loads the T register with the contents of the specified data memory location.

Words: 1 Cycles: 1

Example: LT DAT24

or

LT *

If current auxiliary register contains the value 24.

DATA	BEFORE INSTRUCTION
MEMORY	62
24	
Т	3

DATA
MEMORY 62

T 62

Note: LT is used to load the T register in preparation for a multiplication. See MPY, LTA, and LTD.

2

Direct Addressing: LTA dma

Indirect Addressing: LTA $\{*/* + /* - \}$, next auxiliary register pointer

Operands: $0 \le dma \le 127$, auxiliary register pointer = 0 or 1

Operation: (dma) → T register; (ACC) + (product register) → ACC

Encoding: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

DATA MEMORY Direct: 0 0 0 1 1 0 1 1 0 **ADDRESS** Indirect: 0 1 1 0 1 SEE SECTION 2.4 1 0 1 0

Description: The contents of the specified data memory address are loaded into the T register. Then, the P register is added to the accumulator, and the result is stored in the accumulator.

Words: 1 Cycles: 1

Example: LTA DAT24

or

LTA * If current auxiliary register contains the value 24.

DATA	BEFORE INSTRUCTION	DATA	AFTER INSTRUCTION
MEMORY	62	MEMORY	62
24		24	
Т	3	Т	62
		_	
Р	15	Р	15
• • • •			
ACC	5	ACC	20

Note: This instruction is a subset of the LTD instruction.

LTD dma

Indirect Addressing:

LTD $\{*/* + /* - \}$, next auxiliary register pointer

Operands:

 $0 \le dma \le 127$, auxiliary register pointer = 0 or 1

Operation:

(dma) → T register

(ACC) + (product register) → ACC

 $(dma) \rightarrow dma + 1$

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

0 1 1 0 1 0 1 1 0 DATA MEMORY ADDRESS

Indirect:

0 1 1 0 1 0 1 1 1 SEE SECTION 2.4

Description: The T register is loaded with the contents of the specified data memory address. Then, the contents of the P register are added to the accumulator. Next, the contents of the specified data memory address are transferred to the next higher data memory address.

Words: 1 Cycles: 1

Example: LTD DAT24

or

LTD *

If current auxiliary register contains the value 24.

DATA	BEFORE INSTRUCTION	DATA	AFTER INSTRUCTION
MEMORY 24	62	MEMORY 24	62
DATA		DATA	
MEMORY 25	0	MEMORY 25	62
т	3	Ξ-	00
'	3	1	62
Р	15	Р	15
ACC	5	ACC	20

See Notes

Indirect Addressing:

MAR $\{*/* + /* - \}$, next ARP

Operands:

ARP = 0.1

Operation: Current auxiliary register is incremented, decremented, or remains the same. Auxiliary register pointer is loaded with the next ARP or remains the same.

Encoding: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

Indirect:

0	1	1	0	1	0	0	0	0	DATA MEMORY ADDRESS
0	1	1	0	1	0	0	0	1	SEE SECTION 2.4

Description: This instruction utilizes the indirect addressing mode to increment/decrement the auxiliary registers and to change the auxiliary register pointer. It has no other effect.

Words: 1 Cycles: 1

Example:

MAR *,1

Load the ARP with a one.

MAR *-MAR + ,0 Decrement current auxiliary register (in this case, AR1) Increment current auxiliary register (AR1), load ARP

with a 0.

Note: In the direct addressing mode, MAR is a NOP. Also, the instruction LARP is a subset of MAR (i.e., MAR *,0 performs the same function as LARP 0).

MPY dma

Indirect Addressing:

MPY $\{*/* + /* - \}$, next auxiliary register pointer

Operands:

 $0 \le dma \le 127$, auxiliaryregister pointer = 0 or 1

Operation:

(T register) X (dma) → product register

Encoding:

13 12 11 10 9 8 7 15 14 6 5 4 3 2 1 0

Direct:

Indirect:

DATA MEMORY 1 0 1 1 0 1 0 **ADDRESS** 0 1 1 0 1 1 1 1 SEE SECTION 2.4 0

Description: The contents of the T register are multiplied by the contents of the specified data memory

address.

Words: 1 Cycles: 1

Example: MPY DAT13

MPY * If current auxiliary register contains the value 13.

DATA	BEFORE INSTRUCTION
MEMORY	7
13	
Т	6
Р	36

DATA	AFTER INSTRUCTION
DATA MEMORY	7
13	
Т	6
Р	42

Note: During an interrupt, all registers except the P register can be saved. However, the TMS32010 has hardware protection against servicing an interrupt between an MPY or MPYK instruction and the following instruction. For this reason, it is advisable to follow MPY and MPYK with LTA, LTD, PAC, APAC, or SPAC.

Immediate Addressing:

MPYK constant

Operands:

 $(-212) \le constant < 212$

Operation:

(T register) x constant → P

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 0 0 13-BIT CONSTANT

Description

Description: The contents of the T register are multiplied by the signed 13-bit constant and the result

loaded into the P register.

Words: 1 Cycles: 1

Example: MPYK -9

BEFORE INSTRUCTION

AFTER INSTRUCTION

T 7

Т 7

P 42

P —63

Note: No provision is made to save the contents of the P register during an interrupt. Therefore, this instruction should be followed by one of the following instructions: PAC, APAC, SPAC, LTA, or LTD. Provision is made in hardware to inhibit interrupt during MPYK until the next instruction is executed.

NOP

Operands:

None

Operation:

None

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 0 0 0 0 0

Description:

No operation is performed.

Words: 1 Cycles: 1

Example: NOP

Note: NOP is useful as a "pad" or temporary instruction during program development.

OR

OR

Direct Addressing:

OR dma

Indirect Addressing:

OR $\{*/* + /* - \}$, next auxiliary register pointer

Operands:

 $0 \le dma \le 127$, auxiliary register pointer = 0 or 1

Operation:

Zero. OR. high-order ACC bits: (dma). OR. Low-order ACC bits → ACC

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

0 1 1 1 1 0 1 0 0 DATA MEMORY ADDRESS

Indirect:

0	1	1	1	1	0	1	0	1	SEE SECTION 2.4

Description

The low-order bits of the accumulator are ORed with the contents of the specified data memory address concatenated with all zeroes ORed with the high-order bits of the accumulator. The result is stored in the accumulator. The OR operation follows the truth table below.

DATA MEMORY BIT	ACC BIT (BEFORE)	ACC BIT (AFTER)
0	0	0
0	1	1
1	0	1
1	1	1

Words: 1 Cycles: 1

Example: OR DAT88

or

OR *

Where current auxiliary register contains the value 88.

DATA	BEFORE INST	RUCTION
MEMORY	>F 0	0 0
88		
ACC	>0 0 1 0	0002

ΠΛΤΔ	AFTER INS	STR	UCT	101	١
DATA MEMORY	>F	0	0	0	
88					
ACC	>0.0.1	0	F O	0.2	ה

Note: This instruction is useful for comparing selected bits of a data word.

OUT dma, port address

Indirect Addressing:

OUT $\{*/* + /* - \}$, port address, next ARP

Operands:

0 ≤ dma ≤ 127

 $0 \le \text{port address} \le 7$

ARP = 0.1

Operation:

port address → address lines A2/PA2-A0/PA0

(dma) → data bus D15-D0

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

Direct:

PORT DATA MEMORY 0 0 1 0 1 0 **ADDRESS ADDRESS**

Indirect:

PORT 1 0 0 SEE SECTION 2.4 **ADDRESS**

Description: The OUT instruction transfers data from data memory to an external peripheral. The first cycle of this instruction places the port address onto address lines A2/PA2-A0/PA0. During the same cycle, WE goes low and the data word is placed on the data bus D15-D0.

Words: 1 Cycles: 2

Example:

OUT 120,7

Output data word stored in memory location 120 to

peripheral on port address 7.

OUT *,5

Output data word referenced by current auxiliary

register to peripheral on port address 5.

Notes: When the TMS32010 sends the port address onto the three LSBs of the address lines, the nine MSBs are set to zero.

The OUT instruction causes the WE line to go low during the first clock cycle of this instruction's execution. MEN remains high during the first cycle.

PAC

Addressing:

PAC

Operands:

None

Operation:

 $(P) \rightarrow ACC$

Encoding:

		13													
0	1	1	1	1	1	1	1	1	0	0	0	1	1	1	0

Description: The contents of the P register resulting from a multiply are loaded into the accumulator.

101

Words: 1 Cycles: 1

Example: PAC

BEFORE INSTRUCTION

23

AFTER INSTRUCTION

144

Ρ

144

P 144

ACC

ACC

Addressing: POP

Operands: None

Operation: (TOS) → ACC

Encoding: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 1 1 1 1 1 0 0 1 1 1 0 1

Description: The contents of the top of stack are loaded into the accumulator. The next element on the

stack becomes the top of the stack.

Words: 1 Cycles: 2

Example: POP

ACC 82 ACC 45

STACK 45 16 7 33 STACK 16 7 33 33

Note: The 12 bits of the stack are put in bits 11 through 0 and bits 31 through 12 are zeroed. There is no provision to check stack underflow.

Addressing: PUSH

Operands: None

Operation: $(ACC) \rightarrow T0S$

Encoding: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 1 1 1 1 1 0 0 1 1 1 0 0

Description: The contents of the accumulator are pushed onto the top of the hardware stack.

Words: 1 Cycles: 2

Example: PUSH

	BEFORE INSTRUCTION		AFTER INSTRUCTION
ACC	7	l ACC	7

STACK 2 5 3 0

STACK 7 2 5 3

Note: There is no provision for detecting a stack overflow. Therefore, if the stack is already full, the contents of the bottom stack element will be lost upon execution of PUSH.

Addressing:

RET

Operands:

None

Operation:

 $(TOS) \rightarrow PC$

Encoding:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	.1	0
0	1	1	1	1	1	1	1	1	0	0	0	1	1	0	1

Description: The top element is popped off of the stack and loaded into the program counter.

Words: 1 Cycles: 2

Example: RET

	BEFORE INSTRUCTION		AFTER INSTRUCTION
PC	96	PC	37
STACK	37 45 75 75	STACK	45 75 75 75

Note: This instruction is used in conjunction with CALL and CALA for subroutines.

Addressing:

ROVM

Operand:

None

Operation:

0 → overflow mode

register (OVM)

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 1 1 1 1 1 0 0 0 1 0 1 0

Description: This instruction will reset the TMS32010 from the overflow mode it was placed in by the

SOVM instruction. The overflow mode will set the accumulator and the ALU to their highest

positive/negative value when an overflow occurs.

Words: 1 Cycles: 1

Example: ROVM

Note: See SOVM.

2

Direct Addressing: SACH dma, shift

Indirect Addressing: SACH $\{*/* + /* - \}$, shift, next ARP

Operands: $0 \le dma \le 127$

shift = 0,1,4 ARP = 0,1

Operation: (ACC bits 31 through 16)→ dma

Encoding: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct: 0 1 0 1 1 SHIFT 0 DATA MEMORY ADDRESS

Indirect: 0 1 0 1 1 SHIFT 1 SEE SECTION 2.4

Description: Store the upper half of the accumulator in data memory with shift. The shift can only be 0, 1, or 4.

Words: 1 Cycles: 1

Example: SACH DAT70,1

or

SACH *,1 If current auxiliary register contains the value 70.

	BEFORE INSTRUCTION		AFTER INSTRUCTION
ACC [>0 4 2 0 8 0 0 1	ACC	>0 4 2 0 8 0 0 1
DATA MEMORY [6	DATA MEMORY	>0 8 4 1

Notes: The SACH instruction copies the entire accumulator into a shifter. It then shifts this entire 32-bit number 0, 1, or 4 bits and copies the upper 16 bits of the shifted product into data memory. The accumulator itself remains unaffected.

For example, the following instruction sequence will store > 8F35 in data memory location DAT1. Location DAT2 contains the number > A8F3. DAT3 contains > 5000.

ZALH DAT2 ACC = > A8F30000

ADDS DAT3 ACC = > A8F35000

SACH DAT1,4 DAT1 = >8F35

ACC = > A8F35000

SACL dma

Indirect Addressing:

 $SACL\{*/* + /* - \}$, next ARP

Operands:

0 ≤ dma ≤ 127

ARP = 0.1

Operation:

(ACC bits 15 through 0) → dma

Encoding:

12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13

Direct:

DATA MEMORY 0 1 0 1 0 0 0 0 0 **ADDRESS**

Indirect:

SEE SECTION 2.4 0 1 0 1 0 0 0 0 1

Description: Store the low-order bits of the accumulator in data memory.

Words: 1 Cycles: 1

Example: SACL DAT71

SACL * If current auxiliary register contains the value 71.

7

BEFORE INSTRUCTION

AFTER INSTRUCTION

ACC >0 4 2 0 8 0 0 1

ACC DATA >0 4 2 0 8 0 0 1

DATA **MEMORY**

MEMORY 71

>8 0 0 1

Note: There is no shift associated with this instruction.

SAR auxiliary register, dma

Indirect Addressing:

SAR auxiliary register, $\{*/* + /* - \}$, next ARP

Operands:

0 ≤ dma ≤ 127

auxiliary register = 0,1

ARP = 0.1

Operation:

(auxiliary register) ≤ dma

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

0 0 1 1 0 AUXILIARY 0 DATA MEMORY ADDRESS	,
---	---

Indirect:

0	0	1	1		AUXILIARY REGISTER	1	SEE SECTION 2.4
---	---	---	---	--	-----------------------	---	-----------------

Description: The contents of the designated auxiliary register are stored in the specified data memory location.

Words: 1 Cycles: 1

Example: SAR AR0, DAT101

	BEFORE INSTRUCT	ION		AFTER INSTRUCTION
AR0		37	AR0	37
DATA MEMORY 101		18	DATA MEMORY 101	37
	.ARP AR0 AR AR0,*+			
AR0		5	AR0	6
DATA MEMORY 5		0	DATA MEMORY 5	6

WARNING

Special problems arise when SAR is used to store the current auxiliary with indirect addressing if autoincrement/decrement is used.

(continued)

SAR

SAR

LARP AR0 LARK AR0,10 SAR AR0,*+ or SAR AR0,*-

In this case, SAR AR0, * + will cause the value 11 to be stored in location 10. SAR AR0, * - will cause the value 9 to be stored in location 10.

Note: For more information, see LAR.

Operands:

Addressing:

None

SOVM

Operation:

1 → overflow mode register (OVM)

Encoding:

11 5 15 14 13 12 10 9 8 7 6 4 3 2 1 0 0 1 1 0 1 1

Description: When placed in the overflow mode, the TMS32010 will set the accumulator and ALU to their highest positive/negative value if an overflow/underflow occurs. The highest positive value is >7FFFFFF, and the lowest negative value is >80000000.

Words: 1 Cycles: 1

Example: SOVM

3

SPAC

Subtract P Register from Accumulator

SPAC

Addressing:

SPAC

Operands:

None

Operation:

 $(ACC) - (P) \rightarrow ACC$

Encoding:

10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 0 0 0 1 1 1 1 1 1 1 1 0 0 1

Description: The contents of the P register are subtracted from the contents of the accumulator, and the result is stored in the accumulator.

Words: 1 Cycles: 1

Example: SPAC

BEFORE INSTRUCTION

AFTER INSTRUCTION

36

36

60 ACC

24 ACC

SST dma

Indirect Addressing:

 $SST\{*/* + /* - \}$, next ARP

Operands:

 $0 \le dma \le 15$, ARP = 0,1

Operation:

status bits → specified data memory word on page 1

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

0 1 1 1 1 0 0 0 DATA MEMORY ADDRESS

Indirect:

0 1 1 1 1 1 0 0 1 SEE SECTION 2.4

Description: The status bits are saved into the specified data memory address on page 1.

Words: 1 Cycles: 1

Example: SST DAT1

SST *,1

Note: This instruction is used to load the TMS32010's status bits after interrupts and subroutine calls. These status bits include the Overflow Flag (OV) bit, Overflow Mode (OVM) bit, Interrupt Mask (INTM) bit, Auxiliary Register Pointer (ARP) bit, and the Data Memory Page Pointer (DP) bit. These bits are stored (by the SST instruction) in the data memory word as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OV	OVM	INTM	1	1	1	1	ARP	1	1	1	1	1	1	1	DP

Note: See LST.

3

Direct Addressing: SUB dma, shift

Indirect Addressing: SUB $\{*/* + /* - 1\}$, shift, next ARP

Operands: $0 \le \text{shift} \le 15$

0 ≤ dma ≤ 127

ARP = 0.1

Operation: $(ACC) - (dma) \times 2 \text{ shift} \rightarrow ACC$

Encoding: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct: 0 0 0 1 SHIFT 0 DATA MEMORY ADDRESS

Indirect: 0 0 0 1 SHIFT 1 SEE SECTION 2.4

Description: Contents of data memory address are left-shifted and subtracted from the accumulator.

During shifting, the low-order bits of data are zero-filled and the high-order bit is sign-

extended. The result is stored in the accumulator.

Words: 1 Cycles: 1

Example: SUB DAT59

or

SUB * If current auxiliary register contains the value 59.

BEFORE INSTRUCTION

ACC

36

ACC

19

DATA
MEMORY
59

DATA
MEMORY
59

AFTER INSTRUCTION

AFTER INSTRUCTION

17

SUBC dma

Indirect Addressing:

SUBC $\{*/* + /* - \}$, next ARP

Operands:

 $0 \le dma \le 127$,

0 ≤ ARP ≤ 1

Operation:

 $(ACC) - [(A) \times 2^{15}] \rightarrow adder output$

If (high-order bits of adder output) > 0Then (adder output) * 2 + 1 \rightarrow ACC

Else (ACC) \times 2 \rightarrow ACC

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

0 1 1 0 0 1 0 0 0 DATA MEMORY ADDRESS

Indirect:

0 1 1 0 0 1 0 0 1 SEE SECTION 2.4

Description: This instruction performs conditional subtraction which can be used for division in algorithms.

Words: 1 Cycles: 1

Note: The next instruction after SUBC cannot use the accumulator. See Section 5.1.3 for examples of division routines.

3

Direct Addressing:

SUBH dma

Indirect Addressing:

SUBH $\{*/* + /* - \}$, next ARP

Operands:

0 ≤ dma ≤ 127

ARP = 0.1

Operation:

 $(ACC) - (dma) \times 2^{16} \rightarrow ACC$

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

0 1 1 0 0 0 1 0 0 DATA MEMORY ADDRESS

Indirect:

0 1 1 0 0 0 1 0 1 SEE SECTION 2.4


Description: Subtract the contents of specified data memory location from the upper half of the accumulator. The result is stored in the accumulator.

Words: 1 Cycles: 1

Example: SUBH DAT33

or

SUBH * If current auxiliary register contains the value 33.



DATA	AFTE	RINSTE	RUCT	ION
MEMORY 33				5
33	31	16	15	0
ACC		12		0

Note: The SUBH instruction can be used for performing 32-bit arithmetic. See Section 7.3.6.

SUBS dma

Indirect Addressing:

SUBS $\{*/* + /* - \}$, next ARP

Operands:

0 ≤ dma ≤ 127

ARP = 0.1

Operation:

(ACC) - (dma) → ACC

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

0 1 1 0 0 0 1 1 0 DATA MEMORY ADDRESS

Indirect:

0 1 1 0 0 0 1 1 1 SEE SECTION 2.4

Description: Subtract contents of specified data memory locaton with sign-extension suppressed. The

data is treated as a 16-bit positive integer rather than a two's complement integer.

Words: 1 Cycles: 1

Example: SUBS DAT61

or

SUBS * If current auxiliary register contains the value 61.

	BEFORE INSTRUCTION		AFTER INSTRUCTION
ACC	>0 0 0 0 F 1 0 5	ACC	>0 0 0 0 0 1 0 2
DATA MEMORY 61	>F 0 0 3	DATA MEMORY 61	>F 0 0 3

TBLR dma

Indirect Addressing:

TBLR $\{*/* + /* - \}$, next ARP

Operands:

0 ≤ dma ≤ 127

ARP = 0.1

Operation:

 $(PC) + 1 \rightarrow TOS$

(ACC) → PC → address lines A11 through A0

data bus D15 through D0 → (dma)

 $(TOS) \rightarrow (PC)$

Encoding:

Direct:

0	1	1	0	0	1	1	1	0	DATA MEMORY ADDRESS
---	---	---	---	---	---	---	---	---	------------------------

Indirect:

0 1 1 0 0 1 1 1 1 SEE	SECTION 2.4
-----------------------	-------------

Description: This instruction transfers a word from anywhere in program memory (i.e., internal ROM, external ROM, external RAM) to the specified location in data memory. The three-cycle instruction is as follows:

Prefetch:

MEN goes low and the TBLR instruction opcode is fetched. The previous instruction is executing.

Cycle 1:

MEN goes low. The address of the next instruction is placed onto address bus, but data bus is not read. Program counter is pushed onto stack. Twelve LSBs of the accumulator contents are

loaded into the program counter.

Cycle 2:

MEN goes low. Contents of program counter are buffered to address lines. Address memory location is read and is copied into specified RAM location. The new program counter is popped from

the stack.

Cycle 3:

MEN goes low. Next instruction opcode is

prefetched.

Words: 1 Cycles: 3

Example: TBLR DAT4

TBLR * If current auxiliary register contains the value 4.

(Continued)

	BEFORE INSTRUCTION		AFTER INSTRUCTION
ACC	17	ACC	17
PROGRAM MEMORY 17	306	PROGRAM MEMORY 17	306
DATA MEMORY 4	75	DATA MEMORY 4	306

Note: This instruction is useful for reading coefficients that have been stored in program ROM, or time-dependent data stored in RAM.

TBLW dma

Indirect Addressing:

TBLW $\{*/* + /* - \}$, next auxiliary register pointer

Operands:

0 ≤ dma ≤ 127, auxiliary register pointer = 0 or 1

Operation:

(PC) + 1 → TOS

ACC → PC → A11 through A0

(specified data address) → D15 through D0

(TOS) → PC

Encoding:

15 14 13 12 10 9 8 7 6 5 4 11

Direct:

0	1	1	1	1	1	0	1	0	DATA MEMORY ADDRESS
---	---	---	---	---	---	---	---	---	------------------------

Indirect:

0	1	1	1	1	1	0	1	1	SEE SECTION 2.4

Description: This instruction transfers a word from the specified location in data memory to a location in external program RAM. The three-cycle instruction is as follows:

Prefetch:

MEN goes low and the TBLR instruction opcode is fetched. The previous instruction is executing.

Cycle 1:

MEN goes low. The address of the next instruction is placed onto address bus, but data bus is not read. Program counter is pushed onto stack. Twelve LSBs of the accumulator contents are loaded into the program counter.

Cycle 2:

WE goes low. Contents of program counter are buffered to address lines. Contents of specified data memory address are placed on the data bus. The new program counter is popped off of stack.

Cycle 3:

MEN goes low. Next instruction opcode is

prefetched.

Words: 1 Cycles: 3

Example: TBLW DAT4

TBLW * If current auxiliary register contains the value 4.

(Continued)

	BEFORE INSTRUCTION		AFTER INSTRUCTION
ACC	17	ACC	17
DATA MEMORY 4	75	DATA MEMORY 4	75
PROGRAM MEMORY 17	306	PROGRAM MEMORY 17	75

XOR dma

Indirect Addressing:

XOR $\{*/* + /* - \}$, next auxiliary register pointer

Operands:

 $0 \le dma \le 127$, auxiliary register pointer = 0 or 1

Operation:

ZERO. XOR. high-order ACC bits: (dma). XOR. low-order ACC bits → ACC

Encoding:

Direct:

15 9 8 7 5 4 2 0 14 13 12 11 10 6 3 1 **DATA MEMORY** 0 1 1 1 1 0 0 0 **ADDRESS**

Indirect:

0 1 1 1 1 0 0 0 1 SEE S	ECTION 2.4
-------------------------	------------

Description: The low-order bits of the accumulator are exclusive ORed with the specified data memory address and concatenated with the exclusive-OR of all zeroes and the high-order bits of the accumulator. The exclusive OR operation follows the truth table below:

DATA MEMORY BIT	ACC BIT (BEFORE)	ACC BIT (AFTER)
0	0	0
0	1	1
1	0	1
1	1	0

Words: 1 Cycles: 1

Example: XOR

DAT45

or

XOR

If current auxiliary register contains the value 45.

BEFORE INSTRUCTION DATA **MEMORY** 45

ACC

>F0 0

>0 FFF0FF

DATA **MEMORY** 45

AFTER INSTRUCTION >F0

ACC

>0 FFFF0FF

Note: This instruction is useful for toggling or setting bits of a word for high-speed control. Also, the one's complement of a word can be found by exclusive-ORing it with all ones.

ZAC

Operands:

None

Operation:

 $0 \rightarrow ACC$

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 1 1 1 1 1 0 0 0 1 0 0 1

Description: The accumulator is cleared (zeroed).

Words: 1 Cycles: 1

Example: ZAC

BEFORE INSTRUCTION

AFTER INSTRUCTION

ACC

FFFFFFF

ACC

ZALH dma

Indirect Addressing:

ZALH $\{*/* + /* - \}$, next ARP

Operands:

0 ≤ dma ≤ 127

ARP = 0.1

Operation:

 $(dma) \times 2^{16} \rightarrow ACC$

Encoding:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Direct:

0 1 1 0 0 1 0 1 0 DATA MEMORY ADDRESS

Indirect:

0 1 1 0 0 1 0 1 1 SEE SECTION 2.4

Description: ZALH clears the accumulator and loads the contents of the specified data memory location

into the upper half of the accumulator. The lower half of the accumulator remains clear.

Words: 1 Cycles: 1

Example: ZALH DAT29

or

ZALH * If current auxiliary register contains the value 29.

DATA
MEMORY 29

ACC >0 0 7 7 F F F F

DATA MEMORY 29

>3 F 0 0

ACC

>3 F 0 0 0 0 0 0

Note: ZALH can be used for implementing 32-bit arithmetic. See Section 7.3.6.

ZALS dma

Indirect Addressing:

ZALS $\{*/* + /* - \}$, next ARP

Operands:

0 ≤ dma ≤ 127

ARP = 0.1

Operation:

(dma) → ACC

Encoding:

9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10

Direct:

DATA MEMORY 0 1 1 0 0 1 1 0 0 **ADDRESS**

Indirect:

1 0 1 1 0 0 1 1 0 SEE SECTION 2.4

Description: Clear accumulator and load contents of specified data memory location into lower half of the

accumulator. The data is treated as a 16-bit positive integer rather than a two's complement

integer. Therefore, there is no sign-extension as with the LAC instruction.

Words: 1 Cycles: 1

Example: ZALS

DAT22

ZALS If current auxiliary register contains the value 22.

BEFORE INSTRUCTION DATA **MEMORY** >F 7 F F 22

ACC >7 F F O O O 3 3

DATA **MEMORY** 22

ACC

AFTER INSTRUCTION

>F F 7

>0 0 0 0 F 7 F F

Notes: The following routine reveals the difference between the ZALS and the LAC instruction. Data memory location 1 contains the number > FA37.

ZALS DAT1

(ACC) = > 0000FA37

ZAC

Zero ACC

LAC DATO

(ACC) = > FFFFFA37

ZALS is useful for 32-bit arithmetic operations.

METHODOLOGY FOR APPLICATION DEVELOPMENT

4. METHODOLOGY FOR APPLICATION DEVELOPMENT

4.1 OUTLINE OF DEVELOPMENT PROCESS

A number of development tools are required for designing a system with a microprocessor. This section describes the facilities which are available for the TMS32010 and illustrates how to use them for developing an application. A typical application development flowchart is shown in Figure 4-1.




FIGURE 4-1 - FLOWCHART OF TYPICAL APPLICATION DEVELOPMENT

After defining the specifications of the system, the designer should draw a flowchart of the software and a block diagram of the hardware. The processor's performance is then evaluated to determine the feasibility of implementing the algorithm via the TMS32010 Evaluation Module. The full algorithm is coded using assembly language. The program is assembled and then verified using the XDS/320 Macro Assembler and Linker and, optionally, the XDS/320 Simulator. Several iterations of the program are usually required to correctly code the algorithm. The verified program is integrated into the hardware, and the prototype system is debugged by using the XDS/320 Emulator.

4.2 DESCRIPTION OF DEVELOPMENT FACILITIES

Five development facilities exist to aid in the design and implementation of TMS32010 applications. Each of the five development facilities provides a tool for one of the steps involved in developing an application. The TMS32010 Evaluation Module is used to appraise the performance of the processor. A software library capability is used to simplify and standardize code development. The XDS/320 Assembler and Linker translate an assembly language program into a loadable object module. The XDS/320 software Simulator accepts downloaded object code and executes the program via a simulated TMS32010 in a debug mode; this allows software debug before attempting hardware debug. The XDS/320 Emulator integrates the processor into the hardware design by providing a means to debug both software and hardware together.

4.2.1 TMS32010 Evaluation Module

The TMS32010 Evaluation Module (EVM) is a single board which enables a user to determine inexpensively if the TMS32010 meets the speed and timing requirements of his application. The EVM is a stand-alone module which contains all the tools necessary to evaluate the TMS32010.

Communication to a host computer and to several peripherals is provided on the EVM. Dual EIA ports allow the EVM to be connected to a terminal and a host computer. The EVM can also be configured with a line printer on one port; the other port is connected to either a terminal or a host computer. As either the host computer or the terminal feeds the assembly language program to the EVM, the EVM assembles the code. A built-in cassette tape interface can also be used to save code on tape to be reloaded at a later time. An EPROM programmer is also provided for saving code. Alternatively, code can be executed directly by the EVM through its target connector.

The EVM can accept either source or object code from a host computer or terminal. A line-oriented text editor, an assembler which permits symbolic addressing of memory locations, and a reverse assembler that changes machine code back into assembly language instructions are provided for programming ease. The debug mode gives access to all of the TMS32010's registers and memory. Eight breakpoints on program addresses and the ability to single-step have been incorporated for monitoring device operation.

4.2.2 XDS/320 Macro Assembler/Linker

The XDS/320 Macro Assembler translates TMS32010 assembly language into executable object code. The assembler allows the programmer to work with mnemonics rather than hexadecimal machine instructions and to reference memory locations with symbolic addresses. This allows software to be designed more efficiently and reliably.

The XDS/320 Macro Assembler supports macro calls and definitions along with conditional assembly. It provides the user with a comprehensive set of error diagnostics. The XDS/320 Macro Assembler produces a listing and an object file, and will optionally print a symbol table/cross-reference listing.

The XDS/320 Linker permits a program to be designed and implemented in separate modules which will later be linked together to form the complete program. This allows programming to take place more efficiently and also allows for the same modules (i.e., a filter module) to be used in different problems. The linker assigns values to relocatable code, creating an object file which can be executed by the simulator or emulator.

The XDS/320 Macro Assembler and Linker are currently available on several host computers, including the TI990, VAX(VMS), and IBM 370 systems. This software is included in the XDS/320 Emulator package or can be purchased separately.

Assembler directives which affect program assembly are provided for the user. Some directives affect the location counter and make sections of the program relocatable. Constants for data and text are defined by

using directives. Symbols defined in one assembly can be used in another assembly with the REF and DEF directives. These external symbols allow separate modules to be linked together.

The linker resolves external definitions and references from different assemblies, and thereby links several modules together. More than one assembly may be linked together to create a module which may be linked again to the main program. An intermediate partial linkage does not require that all external references be resolved, but in the final linking process, there should be no unresolved references. Another function of the linker is to assign absolute values to relocatable code. The final output of the linker can then be loaded into either the simulator or the emulator.

4.2.3 Software Libraries

An object code macro library can be maintained in a directory to be included at link time. This allows commonly used routines to be accessed by more than one program and to be used to decrease program development time.

The macro library typically should contain user-defined macros and the macros defined in Section 7. These macros simplify the generation of an assembly language program when implementing algorithms. Examples include comparing a word in memory to a word in the accumulator, shifting right, and moving numbers between registers. The mnemonics are macro calls which expand into assembly code.

4.2.4 XDS/320 Simulator

The XDS/320 Simulator is a software program that simulates operation of the TMS32010 to allow program verification. The debug mode enables the user to monitor the state of the simulated TMS32010 while the program is executing.

The simulator program uses the TMS32010 object code, produced by the XDS/320 Macro Assembler/Linker. Input and output files may be associated with the port addresses of the I/O instructions in order to simulate I/O devices which will be connected to the processor. The interrupt flag can be set periodically at a user-defined interval for simulating an interrupt signal. Before initiating program execution, breakpoints may be defined, and the trace mode set up.

During program execution, the internal registers and memory of the simulated TMS32010 are modified as each instruction is interpreted by the host computer. Execution is suspended when either 1) a breakpoint or error is encountered, 2) the step count goes to zero, or 3) a branch to 'self' is detected. Once program execution is suspended, the internal registers and both program and data memories can be inspected and/or modified. The trace memory can also be displayed. A record of the simulation session can be maintained in a journal file, so that it may be replayed to regain the same machine state during another simulation session.

The XDS/320 Simulator is currently available on the VAX(VMS).

4.2.5 XDS/320 Emulator

The XDS/320 Emulator is a self-contained system that has all the features necessary for real-time in-circuit emulation. This allows integration of the user hardware and software in the debug mode. Dual EIA ports have been provided on the emulator to interface with a host computer. The second EIA port provides a connection for a terminal, printer, or a PROM programmer. Using a standard EIA port, the object file produced by the macro assembler/linker can be downloaded into the emulator, which can then be controlled through a terminal.

A pin-compatible target connector plugs into the TMS32010 socket to enable real-time emulation. Three clock options are available. First, a 20-MHz clock is available on the emulator. In addition, an external clock source can be used by attaching a crystal to the target connector, or by connecting a signal generator to the emulator.

The emulator operates in one of the following three modes: software development mode, microcomputer mode, or microprocessor mode. In the software development mode, the entire 8K bytes of program memory reside within the emulator. In the microcomputer mode, 3K bytes reside within the emulator while 5K bytes reside on the target system. The microprocessor mode is used when all 8K bytes of program memory exist on the target system.

The user's program can be executed in a debug mode. By setting breakpoints based on internal conditions or external events, execution of the program can be suspended and control given to the debug mode. In the debug mode, all registers and memory locations can be inspected and modified. Single-step execution is also available. A single read or write to an I/O port can be performed in the debug mode to test peripheral devices in the prototype system. Full trace capabilities at full speed and a reverse assembler that translates machine code back into assembly instructions are also included to increase debugging productivity.

4.3 APPLICATION DEVELOPMENT PROCESS EXAMPLE

The design and implementation of a TMS32010-based discrete-time filter is presented below to illustrate the development process. The TMS32010 Evaluation Module will have already been used to benchmark the TMS32010. The filter design is derived from the system specification, using digital signal processing theory. A macro library is used to help code the program. The assembler and simulator verify that the program executes the filter properly. The processor is then integrated into the prototype system by using the emulator.

4.3.1 System Specification

Table 4-1 defines the specifications of the discrete-time filter.

PARAMETER	VALUE	UNIT
Sample frequency (f _S)	10	kHz
Corner frequency (f _{CO})	2	kHz
Attenuation at f = f _{CO}	-2	dB
Attenuation at f = 1.2 f _{co}	- 15	dB
Passband ripple	± 1.5	dB

TABLE 4-1 — FILTER SPECIFICATIONS

4.3.2 System Design

The equation for the above discrete-time filter was derived as follows:

y(n) = -.2302699 x(n) + .1559177 x(n-1) + .2211667 x(n-2) + .1119031 x(n-3)

- -.1124507 x(n-4) .1485743 x(n-5) + .2046856 x(n-6) + .7409326 x(n-7)
- + 1.0 x(n-8) + .7409326 x(n-9) + .2046856 x(n-10) .1485743 x(n-11)
- -.1124507 x(n-12) + .1119031 x(n-13) + .2211667 x(n-14)
- + .1559177 x(n-15) .2302699 x(n-16).

where x(n) is the current sample.

x(n-1) is the sample from the previous period,

*

x(n - 16) is the sample from the previous 16th period.

4.3.3 Code Development

The TMS32010 software development cycle is generally a three-step process for the purpose of translating the filter equation into TMS32010 assembly language. First, a flowchart of the program is drawn. Then, the example is coded in a high-level language, FORTRAN, to provide structure and to test if the algorithm is correct before implementing it in assembly language. Finally, the program is coded and tested in assembly language using some of the macro library routines.

4.3.3.1 Discrete-Time Filter Flowchart

Figure 4-2 is a flowchart for the software implementation of the discrete-time filter.




FIGURE 4-2 - FLOWCHART OF FILTER IMPLEMENTATION

4.3.3.2 FORTRAN Program

The following FORTRAN program implements the specified digital filter and provides 1000 outputs.

```
PROGRAM FILTER
```

```
C y(n)=-.2302699 \ x(n) + .1559177 \ x(n-1) + .2211667 \ x(n-2) + .1119031 \ x(n-3) \ C - .1124507 \ x(n-4) - .1485743 \ x(n-5) + .2046856 \ x(n-6) + .7409326 \ x(n-7) \ C + 1.0 \ x(n-8) + .7409326 \ x(n-9) + .2046856 \ x(n-10) - .1485743 \ x(n-11) \ C - .1124507 \ x(n-12) + .1119031 \ x(n-13) + .2211667 \ x(n-14) \ C + .1559177 \ x(n-15) - .2302699 \ x(n-16). \ C

REAL*4 X(17), CX(17), Y
C
Initialize the constants for the filter equation
```

```
C
     DATA
             CX /-.2302699,.1559177,.2211667,.1119031,-.1124507,
                  -.1485743,.2046856,.7409326,1.0,.7409326,
     1
                  .2046856, -.1485743, -.1124507, .1119031, .2211667,
     1
     1
                  .1559177, -. 2302699/
C
     I = 0
  100
              I = I + 1
С
С
      Input sampled data
C
     READ (55,110) IX
  110
              FORMAT (16)
     X(1) = IX
C
C
      Filter data
С
     Y = 0
     DO J = 1,17
        Y = Y + CX(J)*X(J)
     END DO
C
С
      Shift data to new variables
С
     DO J = 16, 1, -1
        X(J) = X(J-1)
     END DO
C
C
      Output filtered data
C
     TYPE *,Y
C
     IF (I .LE. 1000) GO TO 100
  200
              END
```

4.3.3.3 Assembly Language Program Using Relocatable Code

The same discrete-time filter can be implemented in TMS32010 assembly language using relocatable code. The FORTRAN program should not be directly translated into assembly language. Assembly language code can be made more efficient than the FORTRAN implementation by taking advantage of the processor's architecture. The assembly language implementation of the FORTRAN program is described in the following paragraphs.

Two library macros (PROG and MAIN) have been used in the example program to simplify the coding process and to standardize the program structure. One advantage of using macros for standardizing program structure is that different programmers can easily trade relocatable modules if they have used the same structure. The PROG macro begins the module with an IDT directive, a directive which gives the module a name to be used later during link, and also initializes some values in the assembler's symbol table. The macro MAIN labels the beginning of the main routine, initializes the constants ONE and MINUS, and defines the variables XR0 and XR1.

The coefficients in the equation are converted to integer arithmetic for this program. To maintain a maximum amount of accuracy, the coefficients should be factored by $2^{**} - 15$, which will create a Q15 number. After factoring the filter equation, it becomes:

```
y(n) = [-7545 x(n) + 5109 x(n-1) + 7247 x(n-2) + 3667 x(n-3) 
- 3685 x(n-4) - 4868 x(n-5) + 6707 x(n-6) + 24279 x(n-7) 
+ 32767 x(n-8) + 24279 x(n-9) + 6706 x(n-10) - 4868 x(n-11) 
- 3685 x(n-12) + 3667 x(n-13) + 7247 x(n-14) + 5109 x(n-15) 
- 7545 x(n-16)]*2** - 15.
```

Constants are listed in program memory in a table in order to define the coefficients in data memory. Constants are next read into data memory using the TBLR instruction. The user loads a one in the T register to access the table. The MPYK instruction puts the address of the table into the P register. Then, the PAC instruction loads it into the accumulator. A loop is set up to move all of the constants into data memory.

The BIO pin is connected to the FIFO empty line. A BIOZ instruction is used to synchronize the external hardware with the program. As long as the FIFO is empty, the processor polls the device until data is available.

The sampled data is read into data memory, and the filter equation is calculated. If the equation is coded in a loop, both of the auxiliary registers must be used as pointers. By starting one of the lists at location zero in data memory, the pointer for that list can also be used as the loop counter. The calculation time can be reduced by a factor of two if the equation is implemented using straight-line code. The user must decide whether program size or execution time is more important in his application.

The data is shifted in memory as the equation is computed, making a separate loop to do the shift operation unnecessary. A 0.5 is added to the results to round up the number before storing the results. The output is written to a DAC, and then the whole process is repeated.

The following assembly language program implements the digital filter:

```
¥
    The MLIB directive is used to reference a file containing
⋆
    source code for the two macros, PROG and MAIN.
*
        MLIB
                 'MACRO.SRC'
\star
        PROG
                 FLTR
*
*
                 4 X(17), CX(17), Y
        REAL
*
        DSEG
                      BEGIN DATA SEGMENT
X1
        BSS
                 16
                      16 WORDS NAME X1
X17
        BSS
                 1
                      1 WORD NAME X17
CX1
        BSS
                 16
                     16 WORDS NAME CX1
CX17
                      1 WORD NAME CX17
        BSS
                 1
Y
        BSS
                      1 WORD NAME Y
                      END DATA SEGMENT
        DEND
                 FLTR
        В
        RET
COEF
                 -7545,5109,7247,3667,-3685,-4868
        DATA
                 6707, 24279, 32767, 24279, 6707
        DATA
         DATA
                  -4868, -3685, 3667, 7247, 5109, -7545
        MAIN
                 FLTR
```

```
******************
⋆
             CX /-.2302699,.1559177,.2211667,.1119031,-.1124507,
       DATA
*
                  -.1485743,.2046856,.7409326,1.0,.7409326,
       1
*
                  .2046856, -.1485743, -.1124507, .1119031, .2211667,
       1
                  .1559177,-.2302699/
÷
   ONE is a data memory location containing a 1. COEF is the address
*
   where the filter coefficient table begins. The next four lines of
   code put the value of COEF in the accumulator so that TBLR can be
*
   used for reading in the coefficients.
              ONE
       LT
       MPYK
              COEF
       PAC
              AR0,16
       LARK
              AR1,CX1
       LARK
RCONST
       LARP
       TBLR
              *+,AR0
              ONE
       ADD
       BANZ
              RCONST
   Test FIFO to see if it is empty. The next line of code branches on
*
*
   itself till the BIO pin goes low.
*
       BIOZ
WAIT
              WAIT
*
   Input sampled data
*
       IN
              X1,PA0
*
<del>***********************</del>
   DO J = 1,17
      Y = Y + CX(J)*X(J)
*
                              Compute filter equation
*
   END DO
×
*
   DO J = 1,16
                              Shift variables
*
      X(J) = X(J-1)
*
   END DO
********************
   X17 is the data memory address of X(17).
*
   CX17 is the data memory address of CX(17).
⋆
       LARK
              ARO, X17
       LARK
              AR1,CX17
       ZAC
              *-,AR1
*-,AR0
       LT
       MPY
              *,AR1
LOOP
       LTD
              *-,AR0
       MPY
              LOOP
       BANZ
       APAC
*
\star
    Round up
       ADD
              ONE, 14
*
*
    Output results
              Y,1
       SACH
       OUT
              Y, PA1
              WAIT
       В
```

4.3.3.3.1 Assembler Output

The XDS/320 Macro Assembler requires a source file which contains the assembly language program. Two output files are created by the assembler. One output file is a listing file that prints the object code and the source statement for each instruction. The other output file contains the object code in standard 990 tagged format. The listing file for the filter program is shown below, although certain comment statements have been deleted. Object code followed by an apostrophe indicates that the code is relocatable (i.e., the B FLTR statement).

т	TS	T	T:	M	G	F	Т	T	F

FLTR		320	FAMILY	MACRO ASS	EMBLER 2.	.0 83.010	9:20:28	2/21/83 PAGE 0001
0001 0002 0003			* Th * ta *	e MLIB di ining sou	rective : rce code	is used to refe for the two ma	rence a f. cros, PRO	ile con- G and MAIN.
	0000		*	MLIB	'MACRO.S	SRC'		
0006 0001				PROG IDT	FLTR 'FLTR'			
000 7 000 8 000 9			* *	REAL	4 X(17)	,CX(17),Y		
0010 0011 0012 0013 0014	0021 0022		X1 X17 CX1 CX17 Y	DSEG BSS BSS BSS BSS BSS DEND	16 16 V 1 1 W 16 16 V 1 1 W	IN DATA SEGMENT WORDS NAME X1 DRD NAME X17 WORDS NAME CX1 DRD NAME CX17 DRD NAME Y DATA SEGMENT	•	
	0000 0001	F900 0014'	^	В	FLTR			
0019 0020	0002		*	RET				
0021	0003 0004 0005 0006 0007 0008	13F5 1C4F 0E53 F19B	COEF	DATA	-7545,51	109,7247,3667, -	3685,-486	8
0022	0009 000A 000B 000C 000D	1A33 5ED7 7FFF 5ED7		DATA	6707,242	279,32767,24279	.6707	
0023	000E 000F 0010 0011 0012 0013	F19B 0E53 1C4F 13F5		DATA	-4868,-3	3685,3667,72 4 7,	5109,-754	5
002 4 0025			*	MAIN FLT	R			
0001 0002	0014			PSEG DEF FLTI		PROG SEG ENTRY POINT		
0003 0004 0005 0006	0014 0015 0016 0017	5023" 7F89	FLTR	EQU \$ LACK 1 SACL ONE ZAC SUB ONE	, 0	MAKE CONSTANT SAVE IT ZERO ACCUMULA MAKE -1		

```
SAVE IT
                      SACL MINUS, 0
0008 0018 5024"
0009 0023
                      DSEG
                      BSS
                                        CONSTANT ONE
0010 0023
               ONE
                           1
0011 0024
               MINUS
                      BSS
                           1
                                        CONSTANT -1
               XR0
                           1
                                        TEMP 0
0012 0025
                      BSS
                                        TEMP 1
0013 0026
               XR1
                      BSS
                           1
                                        ALLOW EXTERNAL USE
                           ONE, MINUS
0014
                      DEF
                                        OF VARIABLE
                      DEF
                           XR0,XR1
0015
                                        END OF DATA
                      DEND
0016 0027
               *********************
0026
                ⋆
                              CX /-.2302699,.1559177,.2211667,.1119031,-.11
0027
                       DATA
                ¥
                                    -.1485743,.2046856,.7409326,1.0,.7409326
                       1
0028
                *
                                    .2046856,-.1485743,-.1124507,.1119031,.2
0029
                       1
                                    .1559177, -. 2302699/
                *
0030
                        1
                *********************
0031
0032
                * ONE is a data memory location containing a 1. COEF is the
0033
                * address where the filter coefficient table begins. The next
0034
                * four lines of code put the value of COEF in the accumulator
0035
                * so that TBLR can be used for reading in the coefficients.
0036
0037
0038
0039 0019 6A23"
                        LT
                               ONE
0040 001A 8003
                        MPYK
                                COEF
0041 001B 7F8E
0042 001C 7010
0043 001D 7111
                        PAC
                        LARK
                                AR0,16
                        LARK
                                AR1,CX1
0044 001E 6881
                RCONST
                        LARP
0045 001F 67A0
                        TBLR
                                *+,AR0
                                ONE
0046 0020 0023"
                        ADD
                        BANZ
                                RCONST
0047 0021 F400
     0022 001E'
0048
                * Test FIFO to see if it is empty. The next line of code
0049
0050
                 branches on itself till the BIO pin goes low.
0051
0052 0023 F600
                TIAW
                        BIOZ
                                WAIT
     0024 00231
0053
                \star
                    Input sampled data
0054
                *
0055
0056 0025 4000"
                        IN
                                X1,PA0
                *
0057
                ******************
0058
                ⋆
                    DO J = 1,17
0059
                *
                                                 Compute filter equation
                       Y = Y + CX(J)*X(J)
0060
                大
                    END DO
0061
                ⋆
0062
                    DO J = 1,16
0063
                       X(J) = X(J-1)
                                                 Shift variables
0064
                *
0065
                    END DO
                0066
0067
                * X17 is the data memory address of X(17).
0068
                * CX17 is the data memory address of CX(17).
0069
0070
0071 0026 7010
                        LARK
                                AR0, X17
0072
0073 0027 7121
                        LARK
                                AR1,CX17
0074 0028 7F89
                        ZAC
                                *-,AR1
0075 0029 6A91
                        LT
                        MPY
                                *-, ARO
0076 002A 6D90
                                *,AR1
0077 002B 6B81
                LOOP
                        LTD
                        MPY
                                *-,ARO
0078 002C 6D90
```

```
0079 002D F400
                           BANZ
                                   LOOP
      002E 002B'
 0080 002F 7F8F
                           APAC
 0081
 0082
                  *
                      Round up
 0083
                  *
 0084 0030 0E23"
                           ADD
                                    ONE, 14
 0085
 0086
                      Output results
 0087
 0088 0031 5922"
                           SACH
                                   Y,1
 0089 0032 4922"
                           OUT
                                   Y,PA1
 0090 0033 F900
                           В
                                   WAIT
      0034 00231
THE FOLLOWING SYMBOLS ARE UNDEFINED
  ⋆_
  $$LAB
NO ERRORS, NO WARNINGS
```

Although the above symbols are undefined, this is a natural outcrop of the macros used and should be ignored.

The following is the tagged object code produced by the XDS/320 Assembler. The tags are used by the linker when it is producing a link module.

TAGGED OBJECT CODE

```
M0027$DATA 000050014FLTR W00230NE
                                                  00007F43AF
KOO35FLTR
                                                                         FLTR
W0025XR0
           0000W0026XR1
                          0000W0024MINUS 0000A0000BF900C0014B7F8D7F1A9F FLTR
BE287B13F5B1C4FB0E53BF19BBECFCB1A33B5ED7B7FFFB5ED7B1A33BECFCBF19B7F036F
                                                                         FLTR
B0E53B1C4FB13F5BE287A0014B7E01#5023007FB7F89#1023007F#5024007F7F281F
                                                                         FLTR
A0019#6A23007FB8003B7F8EB7010B7111B6881B67A0#0023007FBF400C001E7F250F
                                                                         FLTR
BF600C0023#4000007FB7010B7121B7F89B6A91B6D90B6B81B6D90BF400C002B7F1D5F
                                                                         FLTR
B7F8F#0E23007F#5922007F#4922007FBF900C00237F6E6F
                                                                         FLTR
      FLTR
                  2/21/83
                            9:20:28
                                       ASM320 2.0 83.010
                                                                         FLTR
```

4.3.3.3.2 Program Linkage

The linker must be executed even if the program is contained in a single module. The control file required by the linker specifies the task name, defines the starting location for the data and program segments, and indicates the object files to be linked. The control file which was used to link the example program is as follows:

FORMAT ASCII
TASK DEV
PROGRAM >0000
DATA >0000
INCLUDE S4USR.LVK111.FLTR.OBJ
END

Two files are produced by the linker. The linked object file is an output file containing the load module. The link listing file is an output file containing a listing of the command control file, a map of the segments and modules which were linked, and a cross-reference listing of the externally defined variables. The link listing file and the linked object file are shown below. The object file can be loaded into the simulator or emulator for program debug.

LINK LISTING FILE

DX/9900 LINKER VERSION 2.	0.0 82.31	2 2/21/83	9:29:30		PAGE 1
COMMAND LIST					
FORMAT ASCII TASK DEV PROGRAM >0000 DATA >0000					
INCLUDE S4USR.LVK111.FLTR.	OBJ				
END DX/9900 LINKER VERSION 2. LINK MAP	0.0 82.31	2 2/21/83	9:29:30		PAGE 2
CONTROL FILE = S4USR.LVK111	.FLTR.CF				
LINKED OUTPUT FILE = S4USR.	LVK111.FLT	R.LINKOBJ			
LIST FILE = S4USR.LVK111.FI	TR.LINKLIS				
OUTPUT FORMAT = ASCII					
1>OVERWRITTEN SEGMENTS DX/9900 LINKER VERSION 2		DEV 2 2/21/83	9:29:30		PAGE 3
PHASE O DEV MODUI	LE ORIGIN	= 0000 L	ENGTH = 000	00	
MODULE NO ORIGIN LI	ENGTH	TYPE	DATE	TIME	CREATOR
FLTR 1 0000*		TYPE	DATE 2/21/83		CREATOR ASM320
FLTR 1 0000*	0035 IN 0027		2/21/83		
FLTR 1 0000*	0035 IN 0027	CLUDE N I T I O N	2/21/83		
FLTR 1 0000* (STATE OF THE OF THE OTHER OF THE OTHER O	0035 IN 0027 DEFI	CLUDE N I T I O N NAME	2/21/83	9:20:28	ASM320
FLTR 1 0000* 0 50ATA 1 0000* 0	DO35 IN DO27 DEFI	CLUDE N I T I O N NAME	2/21/83	9:20:28 NAME	ASM320 VALUE NO
FLTR 1 0000* (STATE OF THE OF THE OTHER OF THE OTHER O	DO35 IN DO27 DEFI	CLUDE N I T I O N NAME	2/21/83	9:20:28 NAME	ASM320 VALUE NO
FLTR 1 0000* (STATE OF REGION FOR TASK	0035 IN 0027 D E F I : VALUE NO 0024* 1	CLUDE N I T I O N NAME *ONE	2/21/83	9:20:28 NAME	ASM320 VALUE NO
FLTR 1 0000* (STATE OF TASK NUMBER OF WARNINGS MESSAGES	DO35 IN DO27 DEFI VALUE NO 0024* 1	CLUDE N I T I O N NAME *ONE = 0000 = 1	2/21/83	9:20:28 NAME	ASM320 VALUE NO
FLTR 1 0000* (STATE OF TASK NUMBER OF RECORDS FOR MODULE OF STATE OF TASK OF T	DO35 IN DO27 DEFI VALUE NO 0024* 1	CLUDE N I T I O N NAME *ONE = 0000 = 1 = 6	2/21/83	9:20:28 NAME	ASM320 VALUE NO
FLTR 1 0000* (STATE OF TASK NUMBER OF WARNINGS MESSAGES	DO35 IN DO27 DEFI VALUE NO 0024* 1	CLUDE N I T I O N NAME *ONE = 0000 = 1	2/21/83	9:20:28 NAME	ASM320 VALUE NO

The following object file is an output produced by the linker:

LINKED OBJECT FILE

```
K0000DEV 90000BF900B0014B7F8DBE287B13F5B1C4FB0E53BF19BBECFC7F1C4F DEV B1A33B5ED7B7FFFB5ED7B1A33BECFCBF19BB0E53B1C4FB13F5BE28790014B7E017F0AQF DEV B5023B7F89B1023B502490019B6A23B8003B7F8EB7010B7111B6881B67A0B00237F1B8F DEV BF400B001EBF600B0023B4000B7010B7121B7F89B6A91B6D90B6B81B6D90BF4007F177F DEV B002BB7F8FB0E23B5922B4922BF900B00237F80BF DEV 2/21/83 9:29:30 MPPLINK 82.312 DEV
```

4.3.3.4 Assembly Language Program Using Absolute Code

Through the use of the macros, PROG and MAIN, the above program is well structured and relocatable. During link time, the program and data memory locations for the coefficient CX (i.e., the value for the constant COEF), the data memory location of the variable X, and the program memory location of the MAIN program, FLTR, can be established.

In contrast to the relocatable code approach is one that uses absolute code. Although the use of absolute code makes it somewhat easier to write a single program, this program is not relocatable. The same program that was coded in relocatable code in Section 4.3.3.3 is shown below coded in absolute code.

SOURCE FILE

```
IDT
              'FLTR'
    IDT is a directive which assigns a name to the module. The EQU
*
    directive assigns values to constants. The
                                                  constants below
    will refer to locations in data memory.
                                                Unlike the above
*
    program, these data memory locations are fixed and cannot be
*
    changed at link time. As a result, this module would be very
    difficult to use as part of another program.
              17
X1
        EQU
X17
        EQU
              33
CX17
        EOU
              16
        EQU
              34
ONE
        EQU
              127
             10
        AORG
*
  The AORG directive establishes the location in program memory where
⋆
  the code sequence will begin. In this case, the following section
   of code will begin at program memory location 10. This contrasts
  with the above program (Section 4.3.3.3) which allows the block of
   memory the program will occupy to be established during link time.
        LARK
             AR0,16
        LARK
             AR1,0
RCONST
       LARP
        TBLR
              *+,AR0
        ADD
              ONE
        BANZ RCONST
```

```
WAIT
        BIOZ WAIT
        ΙN
               X1,PA0
        LARK
               AR0,X17
        LARK
              AR1,CX17
        ZAC
        LT
               *-, AR1
               *-,AR0
        MPY
               *,AR1
LOOP
        LTD
               *-,AR0
        MPY
              LOOP
        BANZ
        APAC
        ADD
               ONE, 14
        SACH Y,1
        OUT
               Y, PA1
        В
               WAIT
```

Below is the listing file for this program using absolute code.

LISTING FILE

```
320 FAMILY MACRO ASSEMBLER 1.0
                                                          10:16: 5 12/22/82
FLTR
                                                                     PAGE 0001
                          IDT
                                 'FLTR'
 0001
 0002
       * IDT is a directive which assigns a name to the module. The EQU
       * directive assigns values to constants. The constants below *
 0004
       * will refer to locations in data memory. Unlike the above * program, these data memory locations are fixed and cannot be
 0005
 0006
 0007
       * changed at link time. As a result, this module would be very
       * difficult to use as part of another program.
 8000
 0009
 0010
           0011
                 X1
                          EQU
                                 17
                          EQU
                                 33
           0021
                 X17
 0011
           0010
                 CX17
                          EQU
                                 16
 0012
 0013
           0022
                 Y
                          EQU
                                 34
 0014
           007F ONE
                          EQU
                                 127
 0015
 0016 000A
                          AORG 10
 0017
       * The AORG directive establishes the location in program memory
 0018
       * where * the code sequence will begin. In this case, the fol-
 0019
       * lowing section of code will begin at program memory location
 0020
       * 10. This contrasts with the above program (Section 4.3.3.3)
 0021
       * which allows the block of memory the program will occupy to
 0022
       * be established during link time.
 0023
 0024
                          LARK ARO,16
 0025 000A 7010
 0026 000B 7100
                          LARK AR1,0
 0027
 0028 000C 6881
                  RCONST
                          LARP
                                 *+,AR0
 0029 000D 67A0
                          TBLR
 0030 000E 007F
                                 ONE
                          ADD
 0031 000F F400
                          BANZ
                                 RCONST
      0010 000C
 0032
 0033 0011 F600 WAIT
                          BIOZ WAIT
      0012 0011
```

```
0034
0035 0013 4011
                          IN
                                X1,PA0
0036
0037 0014 7021
                          LARK
                                ARO, X17
0038 0015 7110
                          LARK
                                AR1,CX17
0039 0016 7F89
                          ZAC
0040 0017 6A91
                                *-,AR1
*-,AR0
                          LT
0041 0018 6D90
                          \mathtt{MPY}
0042
0043 0019 6B81
                 LOOP
                          LTD
                                *,AR1
0044 001A 6D90
                                *-,AR0
                          MPY
0045 001B F400
                                LOOP
                          BANZ
     001C 0019
0046 001D 7F8F
                          APAC
0047
0048 001E 0E7F
                          ADD
                                ONE, 14
0049
0050 001F 5922
                          SACH
                                Y,1
0051 0020 4922
                          OUT
                                Y,PA1
0052 0021 F900
                          В
                                WAIT
     0022 0011
0053 0023
0054 0023
NO ERRORS, NO WARNINGS
```

PROCESSOR RESOURCE MANAGEMENT

5. PROCESSOR RESOURCE MANAGEMENT

5.1 FUNDAMENTAL OPERATIONS

An understanding of how to use the instructions to perform common tasks is necessary in order to make efficient use of the instruction set. The following sections discuss implementations of some fundamental operations using the TMS32010 instruction set.

5.1.1 Bit Manipulation

A specified bit of a word from data memory can either be set, cleared, or tested. Such bit manipulations are accomplished by using the built-in shifter and the logic instructions, AND, OR, and XOR. In the first example, operations on single bits are performed on the data word VALUE. In this and the following examples, data memory location ONE contains the value 1 and MINUS contains the value -1 (all bits set).

```
Clear bit 5 of data memory location VALUE
         T.A.C
                  ONE,5
                                   ACC = >00000020
                                    Invert accumulator; ACC = >0000FFDF
         XOR
                  MINUS
         AND
                  VALUE
                                    Bit 5 of VALUE is zeroed
         SACL
                  VALUE
\star
 Set bit 12 of VALUE
         LAC
                  ONE,12
                                   ACC = > 00001000
         OR
                  VALUE
                                   Bit 12 of VALUE is set
         SACL
                  VALUE
¥
 Test bit 3 of VALUE
         LAC
                  ONE,3
                                    ACC = >00000008
         AND
                                    Test bit 3 of VALUE
                  VALUE
                                   Branch to BIT3Z if bit is clear
         BZ
                  BIT3Z
```

More than one bit can be set, cleared, or tested at one time if the necessary mask exists in data memory. In the next example, the six low-order bits in the word VALUE are cleared if MASK contains the value 127.

```
* Clear lower six bits of VALUE

* LAC MASK ACC = >0000003F

XOR MINUS Invert accumulator; ACC = >0000FFC0
AND VALUE Clear lower six bits
SACL VALUE
```

5.1.2 Data Shift

There are two types of shifts: logical and arithmetic. A logical shift is implemented by filling the empty bits to the left of the MSB with zeros, regardless of the value of the MSB. An arithmetic shift fills the empty bits to the left of the MSB with ones if the MSB is one, or with zeros if the MSB is zero. The second type of bit padding is referred to as sign extension.

The hardware shift which is built into the ADD, SUB, and LAC instructions performs an arithmetic left shift on a 16-bit word. This feature can also be used to perform right shifts. A right shift of n is implemented by performing a left shift of 16-n and saving the upper word of the accumulator.

The first example performs an arithmetic right shift of seven on a 16-bit number in the accumulator.

SACL	TEMP	Move number to memory
LAC	TEMP,9	Shift left (16-7)
SACH	TEMP	Save high word in memory
LAC	TEMP	Return number back to accumulator

The second example performs a logical right shift of four on a 32-bit number stored in the accumulator. The 32-bit results of the shift are then stored in data memory. In this example, the accumulator initially contains the hex number > 9D84C1B2. The variables, SHIFTH and SHIFTL, will receive the high word (> 09D8) and low word (> 4C1B) of the shifted results.

```
Shift the lower word
         SACH
                  SHIFTH
                                     SHIFTH = >9D84
                                                       Initial values
         SACL
                  SHIFTI.
                                     SHIFTL = > C1B2
                  SHIFTL, 12
         LAC
                                     ACC = >FC1B2000
         SACH
                                     SHIFTL = >FC1B
                  SHIFTL
         LAC
                  MINUS, 12
                                     ACC = > FFFFF000
                                     ACC = >FFFF0FFF
         XOR
                  MINUS
         AND
                  SHIFTL
                                     ACC = >00000C1B
*
 Shift the upper word
         ADD
                  SHIFTH, 12
                                     ACC = > F9D84C1B
                  SHIFTL
                                     SHIFTL = >4C1B
                                                       Final low-order value
         SACL
         SACH
                  SHIFTH
                                     SHIFTH = > F9D8
         LAC
                  MINUS,12
                                     ACC = >FFFFF000
                                     ACC = >FFFF0FFF
         XOR
                  MINUS
                                     ACC = >000009D8
         AND
                  SHIFTH
         SACL
                  SHIFTH
                                     SHIFTH = >09D8
                                                       Final high-order value
```

An arithmetic right shift of four can be implemented using the same routine as shown above, except with the last four lines omitted.

5.1.3 Fixed-Point Arithmetic

Computation on the TMS32010 is based on a fixed-point two's complement representation of numbers. Each 16-bit number is evaluated with a sign bit, i integer bits, and 15-i fractional bits. Thus the number:

```
0 0000010 10100000
```

has a value of 2.625. This particular number is said to be represented in a Q8 format (8 fractional bits). Its range is between -128 (100000000000000) and 127.996 (01111111111111). The fractional accuracy of a Q8 number is about .004 (one part in $2^{**}8$ or 256).

Although particular situations (e.g., a combination of dynamic range and accuracy requirements) must use mixed notations, it is more common to work entirely with fractions represented in a Q15 format or integers in a Q0 format. This is especially true for signal processing algorithms where multiply-accumulate operations are dominant. The result of a fraction times a fraction remains a fraction, and the result of an integer times an integer remains an integer. No overflows are possible. The difficulty comes during

accumulations of the resulting products. In these situations, the programmer must understand the physical process which underlies the mathematics in order to take care of potential overflow conditions. The following sections discuss some of the techniques involved in using this kind of number representation.

5.1.3.1 Multiplication

There are a wide variety of situations which might be encountered when multiplying two numbers. Three of these scenarios are illustrated below:

Note: Two sign bits remain after the multiply.

Generally, the programmer will not want to maintain full precision. In fact, he will probably want to save a single-precision (16-bit) result. Unfortunately, the upper half of the result does not contain a full 15 bits of fractional precision since the multiply operation actually creates a second sign bit. In order to recover that precision, the product must be shifted left by one bit. The following code excerpt illustrates an implementation of this example:

```
LT OP1 OP1 = >4000 (0.5 in Q15)
MPY OP2 OP2 = >4000 (0.5 in Q15)
PAC
SACH ANS,1 ANS = >2000 (0.25 in Q15)
```

The MPYK instruction in the TMS320 will allow the programmer the ability to multiply by a 13-bit signed constant. In fractional notation, this means he can multiply a Q15 number by a Q12 number. This case requires the programmer to shift the resulting number left by four bits to maintain full precision.

LT MPYK	OP1 4096		0 (0.5 in Q15) 0 (0.5 in Q12)
PAC SACH	ANS,4		(0.25 in Q15)
DUCU	MIND, 4	MIND - \2000	(0.43 III QIS)

CASE II -- INTEGER * INTEGER

$$Q0 * Q0 = Q0$$

Note: In this case, the extra sign bit does not come into play, and the desired product is entirely in the lower half of the product. The following program illustrates this example:

_ decimal point

```
LT OP1 OP1 = >4000 (0.5 in Q15)
MPYK 4096 OP2 = >0400 (0.5 in Q12)
PAC
SACH ANS,4 ANS = >2000 (0.25 in Q15)
```

CASE III -- MIXED NOTATION

$$Q14 * Q14 = Q28$$

011000000000000 = 1.50 in Q14 * 001100000000000 = 0.75 in Q14

The maximum magnitude of a Q14 number is just under two. Thus, the maximum magnitude of the product of two Q14 numbers is four. Two integer bits are required to allow for this possibility, leaving a maximum precision for the product of 13 bits. In general, the following rule applies: SP 1;.NF;.NJ The product of a number with i integer bits and f fractional bits and a second number with j integer bits and g fractional bits will be a number with (i + j) integer bits and (f + g) fractional bits. The highest precision possible for a 16-bit representation of this number will have (i + j) integer bits and (15 - i - j) fractional bits.

If, however, the programmer has a prior knowledge of the physical system which is being modelled, he may be able to increase the precision with which the number is modelled. For example, if he knows that the above product can be no more than 1.8, he could represent the product as a Q14 number rather than the theoretical best case of Q13. The following program illustrates the above example:

LT MPY	OP1 OP2	OP1 = >6000 (1.5 in Q14) OP2 = >3000 (.75 in Q14)
PAC		
SACH	ANS,1	ANS = $>2400 (1.125 in Q13)$

The techniques which have been illustrated above all truncate the result of the multiplication to the desired precision. The error which is generated as a result amounts to minus one full LSB. This is true whether the truncated number is positive or negative. It is possible to implement a simple rounding technique to reduce this potential error by a factor of two. This is illustrated by the following code sequence:

LT	OP1		
MPY	OP2	OP1 *	OP2
PAC			
ADD	ONE,14	ROUND	UP
SACH	ANS,1		

The error generated in this example is plus one-half LSB whether ANS is positive or negative.

5.1.3.2 Addition

During the process of multiplication, the programmer is not concerned about overflows and needs only to adjust his decimal point following the operation. Addition is a much more complex process. First, both operands of an addition must be represented in the same Q-point notation. Second, the programmer must either allow enough head room in his result to accommodate bit growth or he must be prepared to handle overflows. If the operands are only 16 bits long, the result may have to be represented as a double-precision number. The following example illustrates two approaches to adding 16-bit numbers:

Maintaining 32-Bit Results:

	LAC	OP1	Q15
	ADD	OP2	Q15
	SACH	ANSHI	High-order 16 bits of result
	SACL	ANSLO	Low-order 16 bits of result
Adjust	ted Decir	nal Point	to Maintain 16-Bit Results:
	LAC	OP1,15	Q14 number in ACCH
	ADD	OP2,15	Q14 number in ACCH
	SACH	ANS	Q14

Double-precision operands present a more complex problem. In this case, actual arithmetic overflows or underflows might occur. The TMS32010 provides the programmer with the facility to check for the occurrence of these conditions using the BV instruction. A second technique is the use of saturation mode operations which will saturate the result of overflowing accumulations to the most positive or most negative number. Unfortunately, both techniques will result in a loss of precision. The best technique involves a thorough understanding of the underlying physical process and care in selecting number representations.

5.1.3.3 Division

Binary division is the inverse of multiplication. Multiplication consists of a series of shift and add operations, while division can be broken down into a series of subtracts and shifts. The following example illustrates this process:

Given an 8-bit accumulator, suppose the problem is to divide the number 10 by 3. The process consists of gradually shifting the divisor relative to the dividend, subtracting at each stage, and inserting bits into the quotient if the subraction was successful.

1. First line up the LSB of the divisor with the MSB of the dividend.

00001010 -00011000 11110010

2. Since the result is negative (the subtraction was unsuccessful), throw away the result, shift the dividend, and try again.

00010100 -00011000 11111000


3. The result is still negative. Throw away the result, shift, and try again.

00101000 -00011000 00010000

4. The answer is now positive. Shift the result and add one to set up the fourth and final subtraction.

00100001 -00011000 00001001

5. The answer is again positive. Shift the result and add one. The most significant four bits represent the remainder, while the least significant four bits represent the quotient.



The TMS32010 does not have an explicit divide instruction. However, it is possible to implement an efficient flexible divide capability using the conditional subtract instruction, SUBC. The only restriction for the use of this instruction is that both operands be positive. It is also very important that the programmer understand the characteristics of his potential operands, such as whether the quotient can be represented as a fraction and the accuracy to which the quotient is to be computed. Each of these considerations can affect how the SUBC is used.

The examples below illustrate two different situations.

DIV1

${\bf CASE\,1-NUMERATOR} < {\bf DENOMINATOR}$

DIV1

TITLE: Division Routine I

NAME: DIV1

OBJECTIVE: To divide two binary two's complement numbers of any sign where the

numerator is less than the denominator

ALGORITHM: ((((((A - B)*2) + 1) - B)*2) + 1) - B... = C

if, A - B > = 0, $(((A - B)^*2) + 1) - B > = 0$...

where A = denominator, B = numerator, C = quotient

CALLING

SEQUENCE: CALL DIV1

ENTRY

CONDITIONS: Numerator < Denominator

EXIT

CONDITIONS: Quotient stored in data memory location labelled QUOT

PROGRAM

DATA MEMORY

MEMORY REQUIRED:

22 words, excluding macros

REQUIRED: 4 words

STACK

EXECUTION

REQUIRED: None TIME:

61-64 machine cycles

FLOWCHART: DIV1




FIGURE 5-1 - DIVISION ROUTINE I FLOWCHART

SOURCE:

DIV1 LARP Get sign of quotient LT NUMERA MPY DENOM PAC SACH TEMSGN Save sign of quotient LAC DENOM ABS SACL DENOM Make denominator positive ZALH NUMERA Align numerator Make numerator positive ABS LARK 0,14 KPDVNG SUBC DENOM 15-cycle divide loop KPDVNG BANZ * SACL OUOT TEMSGN LAC Done if sign positive BGEZ DONE ZAC SUB QUOT QUOT Negate quotient if negative SACL DONE RET

EXAMPLE:

CALL DIV1

	BEFORE INSTRUCTION		AFTER INSTRUCTION
NUMERA	21	NUMERA	21
DENOM	42	DENOM	42
QUOT	0	QUOT	.5
			(0.1 0 0)

DIV2

CASE 2 — SPECIFY ACCURACY OF QUOTIENT

DIV2

TITLE: Division Routine II

NAME: DIV2

OBJECTIVE: To divide two binary two's complement numbers of any sign, specifying the

fractional accuracy of the quotient

ALGORITHM: ((((((A - B)*2) + 1) - B)*2) + 1) - B... = C

if A - B > = 0, (((A - B)*2) + 1) - B > = 0,...

where A = numerator, B = denominator, C = quotient

CALLING

SEQUENCE: CALL DIV2

ENTRY

CONDITIONS: FRAC specifies accuracy of quotient

CONDITIONS: Quotient stored in data memory location labelled QUOT

PROGRAM

DATA **MEMORY**

MEMORY REQUIRED:

24 words, excluding macros

REQUIRED: 5 words

STACK

EXECUTION

REQUIRED: None TIME:

67 - 70 + 3*FRAC clocks

FLOWCHART: DIV2




FIGURE 5-2 - DIVISION ROUTINE II FLOWCHART

SOURCE:

*			
DIV2	LARP LT MPY PAC	0 NUMERA DENOM	Get sign of quotient
	SACH LAC ABS	TEMSGN DENOM	Save sign of quotient
	SACL LACK ADD	DENOM 15 FRAC	Make denominator positive
	SACL LAC ABS	FRAC NUMERA	Compute loop count Align numerator Make numerator positive
*	LAR	0,FRAC	•
KPDVNG *	SUBC BANZ	DENOM KPDVNG	16 + FRAC cycle divide loop
	SACL LAC BGEZ	QUOT TEMSGN DONE	Done if sign positive
*	ZAC SUB SACL	QUOT QUOT	Negate quotient if negative
DONE	RET		

EXAMPLE:

CALL DIV2

	BEFORE INSTRUCTION		AFTER INSTRUCTION
NUMERA	11	NUMERA	11
DENOM	8	DENOM	8
FRAC	3	FRAC	3
QUOT	17	QUOT	1.375
			(1.0 1 1)

5.1.4 Subroutines

When a subroutine call is made using the CALL or CALA instruction, the PC + 1 (return address) is saved on the top of the stack. At the end of the subroutine, a RET instruction is executed which updates the PC with the value saved on the stack. The program will then resume execution at the instruction following the subroutine call.

There are two occasions in which a level of stack must be reserved for the machine's use. First, the TBLR and TBLW instructions use one level of stack. Second, when interrupts are enabled, the PC is saved on the stack during the interrupt routine. If a system is designed to use both interrupts and a TBLR or TBLW instruction, only two levels of stack are available for nesting subroutine calls.

NOTE

If the hardware emulator will be used for system development, the level of stack which is reserved for TBLR and TBLW will be used by the emulator to store a return address whenever the program execution is suspended by the emulator. Therefore, if neither the TBLR or TBLW instruction is used, one level of stack must still be reserved for use by the emulator.

Subroutine calls can be nested deeper than two levels if the return address is removed from the stack and saved in data memory. The POP instruction moves the top of stack (TOS) into the accumulator and pops the stack up one level. The return address can then be stored in data memory until the end of the subroutine when it is put back into the accumulator. The PUSH instruction will push the stack down one level and then move the accumulator onto the TOS. Therefore, when the RET instruction is executed, the PC is updated with the return address. This procedure will allow a second subroutine to be called inside the first routine without using another level of stack.

The POP and PUSH instructions can also be used to pass arguments to a subroutine. DATA directives following the subroutine call create a list of constants and/or variables to be passed to the subroutine. After the subroutine is called, the TOS points to the list of arguments following the CALL instruction. By moving the argument pointer from the TOS into the accumulator, the list of arguments can be read into data memory using the TBLR instruction. Between each TBLR instruction, the accumulator must be incremented by one to point to the next argument in the list. To create the return address, the argument pointer is incremented past the last element in the argument list. The PUSH instruction moves the return address onto the TOS, and the RET instruction updates the PC.

The following example illustrates a call which passes two arguments to a subroutine.

```
CALL CBITS DATA VALUE DATA >OFFF
```

Clear Bits

This subroutine clears the bits of a data word desig
nated by a mask. The bits set to one in the mask

indicate the bits in the data word to be cleared. All

other bits remain unchanged. Two arguments are passed

to this subroutine:

```
⋆
     1st argument = address of data word
¥
     2nd argument = mask
                                                       \star
* Calling sequence:
                                                       *
                            CBITS
                    CALL
                                                       ⋆
                    DATA
                            1st argument
*
                    DATA
                            2nd argument
Save ARO in temporary location
             ARO, XRO
CBITS SAR
                          Hold return address
     POP
             XR1
                           1st argument = pointer to data
     TBLR.
     LAR
             ARO, XR1
                           Put 1st argument into ARO
             ONE
     ADD
     TBLR
                           2nd argument = mask
             XR1
     ADD
             ONE
     PUSH
                           Put return address on TOS
     LARP
             0
     LAC
             XR1
                           Load mask into accumulator
     XOR
             MINUS
                           Invert mask
                           Clear bits
     AND
             ¥
     SACL
             ARO, XRO
                           Restore ARO
     LAR
     RET
```

5.1.5 Computed Go To's

The CALA instruction executes a subroutine call based on the address contained in the accumulator. This instruction can be used to perform a computed go to. The address of the subroutine can be computed from a data value to determine which one of several routines will be executed. The return at the end of each of these routines will cause program execution to resume with the instruction following the CALA command. It should be noted that the CALA instruction will use a level of stack, because it is an indirect subroutine call and not just an indirect branch.

The example below illustrates how to compute a call to one of several routines. The subroutines are defined first, and then a table of branches to each subroutine is created. The main part of the program inputs a data value of 0, 1, or 2. The appropriate address in the table is calculated in the accumulator. An indirect subroutine call causes the proper branch in the table to be executed.

SUB1	IN RET	DAT1,PA0	
SUB2	IN RET	DAT1,PA1	
SUB3	IN RET	DAT1,PA2	
TBL1	B B B	SUB1 SUB2 SUB3	
	LT MPYK PAC	ONE TBL1	Get address of table
	IN LT	VALUE,PA4 VALUE	Input data from PA4

MPYK	2	Calculate offset
APAC		
CALA		Go to designated subroutine
LAC	DAT1	Return here after subroutine

5.2 ADDRESSING AND LOOP CONTROL WITH AUXILIARY REGISTERS

There are two auxiliary registers on the TMS32010. The auxiliary registers can be used either as loop counters or as pointers for indirect addressing.

5.2.1 Auxiliary Register Indirect Addressing

In the indirect addressing mode, the auxiliary register pointer (ARP) is used to determine which auxiliary register is selected. The LARP instruction sets the ARP equal to the value of the immediate operand. The value of the ARP can also be changed in the indirect addressing mode; the ARP is updated after the instruction has been executed.

The contents of the auxiliary register are interpreted as a data memory address when the indirect addressing mode is used. A sequential list of data can easily be accessed in the indirect mode by using the autoincrement or autodecrement feature of the auxiliary registers. If the auxiliary register contains a data memory address, the counter can be used to increment through the entire address space. The auxiliary register should not be used as a general purpose incrementer, because only the lower nine bits of the register actually count. A special instruction, MAR, allows the auxiliary register which is selected by the ARP to be incremented or decremented without implementing any other operation in parallel.

There are three instructions (LARK, LAR, SAR) which either load or store a value into an auxiliary register, independent of the value of the ARP. The first operand in each of these instructions determines which auxiliary register is to be either loaded or stored. This operand does not affect the value of the ARP for subsequent instructions.

The example below illustrates using an auxiliary register in the indirect addressing mode to input data into a block of memory.

		ARO,DATBLK	Initialize ARO as a pointer to DATBLK (an area of 8 words in data memory)
	LARP	0	Select ARO
	LACK	8	Initialize accumulator as a counter
LOOP	IN	*+,PA0	Input data
	SUB	ONE	Decrement counter (ONE contains value 1)
	BNZ	LOOP	Repeat until count=0

5.2.2 Loop Counter

An auxiliary register can also be used as a loop counter. The BANZ instruction will test and then decrement the auxiliary register selected by the ARP. Because the test for zero occurs before the auxiliary register is decremented, the value loaded into the auxiliary register must be one less than the number of times the loop should be executed. The maximum number of loops which can be counted is 512, because only nine bits of each auxiliary register are implemented as counters.

The example below inputs data and calculates the sum while the auxiliary register is used to count the number of loops. The accumulator will contain the result.

	LARK LARP ZAC	ARO,3 0	Initialize ARO as a counter Select ARO Clear accumulator
LOOP	IN	DATA1,PA2	Input data value
	ADD	DATA1	Add data to accumulator
	BANZ	LOOP	Repeat loop four times

5.2.3 Combination of Operational Modes

Both indirect addressing and loop counting can be performed at the same time to implement loops efficiently. If the data block is defined to start at location 0 in data memory, the same auxiliary which is counting the number of loops can also be the pointer for indirect addressing.

The example below illustrates using the same auxiliary register as both a counter and a pointer. Data locations 0 through 7 are loaded with input data.

	LARK	ARO,7	ARO points to end of data block
LOOP	IN	*,PA0	Input data
	BANZ	LOOP	Repeat loop 8 times

The data block does not have to start at zero if one auxiliary register is used for counting and the other auxiliary register is used as a pointer. The following example illustrates how both auxiliary registers can be used at once.

	LARK LARK	ARO,7 AR1,DATBLK	Initialize ARO as a counter AR1 points to start of DATBLK, data memory area
	ZAC		
LOOP	LARP	1	Point to AR1
	ADD	*+,AR0	Calculate sum of data in block; point to ARO
	BANZ	LOOP	Repeat loop 8 times

5.3 MULTIPLICATION AND CONVOLUTION

The hardware multiplier will perform a 16 X 16-bit multiply and produce a 32-bit result. This section will discuss the features of the multiplier and give examples which illustrate how to efficiently use the multiply instructions.

5.3.1 Pipelined Multiplications

A single multiply operation consists of three steps on the TMS32010. First, one of the operands is loaded into the T register from data memory using the LT instruction. The second step is performed by specifying the second operand using either the MPY or MPYK instruction. MPY obtains the second operand from data memory, and MPYK uses an immediate operand as the other operand to be multiplied. The third step moves the output from the (product) P register to the accumulator by using one of three instructions, PAC, APAC, or SPAC. The PAC instruction loads the accumulator with the value from the P register; the APAC

instruction adds the product register to the accumulator; and the SPAC instruction subtracts the P register from the accumulator. Since each of the steps is a one-clock cycle, a single multiply-accumulate operation takes 600 ns.

If several multiplies are to be performed consecutively, the first and third steps of the multiplication process can be done in parallel. This method reduces the time of a multiply-accumulate operation to 400 ns. Multiplication can be pipelined by using the LTA instruction. This instruction loads the T register with the first operand for the next multiplication and adds the P register to the accumulator for the current multiplication.

The example below performs a pipelined multiplication.

```
***********************
* The equation to be calculated is:
                                                *
     t = Aw + Bx + Cy + Dz
***********************
     ZAC
           W
     LT
     MPY
           Α
     LTA
           Χ
                          ACC = Aw
     MPY
           В
                          ACC = Aw+Bx
     LTA
           Y
     MPY
           C
     LTA
                          ACC = Aw + Bx + Cy
     MPY
     APAC
                          ACC = Aw + Bx + Cy + Dz
     SACH
           T1
     SACL
                          Store results
```

5.3.2 Moving Data

When implementing a digital filter, the variables in the equation represent the inputs and outputs at discrete times. Typically this type of data structure is implemented as a shift register where the data at time t is shifted to the position previously occupied by the data at time t-1. If consecutive addresses in data memory correspond to consecutive time increments, then shifts can be accomplished simply by moving the data item at location d to that corresponding to d + 1. The DMOV command allows a data word to be written into the next higher memory location in a single cycle without affecting the accumulator. Therefore, if the variables are placed in consecutive locations, a DMOV command can be used to move each of the variables before the next calculation is performed.

The data move operation is combined with the LTA instruction to create the LTD instruction. This instruction performs three operations in parallel. The operand of the instruction is loaded into the T register; the operand is also written into the next higher memory location; and the P register is added to the accumulator. When using the LTD instruction, the order of the multiply and accumulate operations becomes important because the data is being moved while the calculation is being performed. The oldest input variable must be multiplied by its constant and loaded into the accumulator first. Then the input, which is one time-unit delay less, is multiplied and accumulated. This process is repeated until the entire equation has been computed.

The following example illustrates the input variables being moved in memory as the results are calculated:

START	IN	X1,PA0	Input sample
	ZAC		
	LT	X4	x(n-4)
	MPY	D	
	LTD	Х3	ACC=Dx4; $x(n-4)=x(n-3)$
	MPY	C	, , , , ,
	LTD	X2	ACC=Dx4+Cx3; x(n-3)=x(n-2)
	MPY	В	, , , , , , , , , , , , , , , , , , , ,
	LTD	X1	ACC=Dx4+Cx3+Bx2; x(n-2)=x(n-1)
	MPY	A	
	APAC		ACC=Dx4+Cx3+Bx2+Ax1
	SACH	Y	
	OUT	Y,PA1	Output results
	B	START	oucput resures
		DIDIL	

5.3.3 Product Register

The product register stores the results of a multiplication until another multiplication is performed. A user may want to use the multiplier during the interrupt routine, but the product register must be restored with the value it contained before the interrupt occurred. It is easy to save the product register in data memory, but it is very difficult to restore the product register with the value that was saved in memory. A hardware feature has been built into the interrupt logic to prevent an interrupt from occurring immediately after a multiply instruction (MPY or MPYK). If the contents of the product register are always transferred into the accumulator on the instruction following the multiply, the product register could be changed during the interrupt routine without having to be restored before returning from the interrupt. Therefore, a PAC, APAC, SPAC, LTA, or LTD should always follow a MPY or MPYK instruction. This rule should be followed whenever the multiplier is being used during the interrupt routine.

The value of the product register can be restored if the contents are saved in memory, but it is a very time-consuming process. If the magnitude of the value saved in memory is greater than fifteen bits, it must be factored into two smaller numbers in order to restore the product register.

5.4 MEMORY CONSIDERATIONS OF HARVARD ARCHITECTURE

The memory organization on the TMS32010 is referred to as a Harvard architecture. This means that the program memory is separate from the data memory. This type of architecture allows the next instruction fetch to occur while the current instruction is fetching data and executing the operation. While the concept of a Harvard architecture increases the speed of the machine, there are disadvantages in having the program memory totally separate from data memory. The instruction set, therefore, includes instructions which transfer a word between data memory and program memory. The following sections illustrate how to make efficient use of the ablility to exchange data between memories.

5.4.1 Moving Constants into Data Memory

Most signal processors have a separate memory space for storing constants. By allowing communication between data and program memory, the TMS32010 is able to incorporate a constant memory capability with its program memory. This method allows a more efficient use of memory space. The portion of memory not used for storing constant is available for use as program space.

There are five immediate instructions in the instruction set which provide an efficient way to execute operations using constants. Two immediate instructions, LARP and LDPK, modify the program context.

LARP changes the auxiliary register pointer, and LDPK changes the data page pointer. Three other immediate instructions, LACK, LARK, and MPYK, allow constants to be used in calculations. LACK and LARK both require an unsigned operand with a magnitude no greater than eight bits. The MPYK instruction allows a 13-bit signed number as an operand.

A 16-bit data value can be moved from program memory to data memory using the TBLR instruction. TBLR requires that the program memory address (the source) be in the accumulator, while the data memory address (the destination) is obtained from the operand of the instruction. The TBLR instruction is commonly used to look up values in a table in program memory. The address of the value in the table is computed in the accumulator before executing the instruction. TBLR then moves the value into data memory. TBLR is a three-cycle instruction and, therefore, takes longer than an immediate instruction. However, it has more flexibility since it operates on 16-bit constants.

The example below illustrates bringing the cosine value of a variable into data memory.

```
* First, a table containing the cosine values is created in
 * program memory.
 COSINE
               DATA
START
       IN
               X,PAO
       LACK
               COSINE
                           Load table address
       ADD
               X
                           Calculate program memory address
       TBLR
               COSX
                           Move value into data memory
```

Note: If the address of COSINE is larger than 255, the address can be loaded into the accumulator by loading the T register with a one and then multiplying by the constant COSINE.

5.4.2 Data Memory Expansion

One of the most serious bottlenecks in the TMS32010 architecture is the relatively small data memory. Fortunately, it is possible to enhance the 144-word on-chip data storage capability with one of two techniques for using external memory.

If the storage requirements are small, additional memory can be added as a RAM extension of the program memory address space. This technique is very efficient in terms of additional hardware requirements, but it has two drawbacks. It requires that the combination of the memory required to store the program and accomodate data be limited to 4096 words. It also tends to limit system throughput, since access to data in program memory is relatively slow. The minimum memory access time using this technique is four clocks (800 ns), but six clocks (1200 ns) is a more likely average.

A system requiring larger memories or faster data access can be implemented by treating the expanded data memory as an I/O device. Since the TMS32010 lacks the capability to address a large I/O address space (it is limited to eight devices), this technique also requires the use of an external address register. This register can be implemented as a counter to allow efficient access to contiguous data buffers. See Section 6.1.3 on I/O design techniques for more details.

5.4.3 Program Memory Expansion

Using the MC/MP pin on the TMS32010, the applications engineer can choose between two distinct techniques for structuring his program memory address space. (See Figure 5-3.) In the microcomputer

mode, the internal masked ROM is active and consumes the low 1536 words of the address space. The remaining 2560 words can be implemented using external memory. If the microprocessor mode is selected, the entire 4096 word address space is assumed to exist external to the chip.




FIGURE 5-3A - USE OF INTERNAL PROGRAM MEMORY




FIGURE 5-3B - USE OF EXTERNAL PROGRAM MEMORY

FIGURE 5-3 - TECHNIQUES FOR EXPANDING PROGRAM MEMORY

In the microcomputer mode, only the upper 2.5K words of external program memory are used. In the microprocessor mode, all 4K words of external memory are used. With some types of memory elements, additional chip-select logic may be necessary.

External program memory may utilize either RAM or ROM. In either case, system operation at the full 5-MHz clock rate requires that the memory exhibit an access time of less than 100 ns. If RAM is used, it may be loaded either via the TMS32010 itself using a boot ROM, or via a dual RAM port from an independent controller.

INPUT/OUTPUT DESIGN TECHNIQUES

6. INPUT/OUTPUT DESIGN TECHNIQUES

An interrupt-driven sampled data interface is the most common for signal processing applications, but other types of peripherals can also be used. This section illustrates several examples and discusses some of the hardware and software issues which should be considered when designing an I/O system for the TMS32010.

6.1 PERIPHERAL DEVICE TYPES

Using a three-bit port address, the TMS32010 is capable of accessing eight different input devices and eight different output devices. The port number is placed on the external address lines during the second cycle of the instruction. The address lines can be decoded to select one of several devices attached to the data bus or to activate a single control line. Three classes of peripherals are discussed below.

6.1.1 Registers

A register can be used for several different functions. The most simplistic interface uses a 16-bit dual port transceiver. Such a register allows two-way communication between the TMS32010 and another processor. Handshaking between the processors can be implemented by using interrupts on the TMS32010. In Figure 6-1, the acknowledge line from the other processor is connected to the $\overline{\text{BIO}}$ pin in order to synchronize the TMS32010.




FIGURE 6-1 - COMMUNICATION BETWEEN PROCESSORS

In a more complicated configuration, a shift register can be used to convert a serial data stream into parallel data to be compatible with the I/O instructions. An analog device which can be interfaced to this processor is a codec. It is simply an A/D converter and D/A converter which is designed to operate in a telecommunications environment. This serial device produces eight-bit logarithmically-companded digital data. Consequently, a codec interface must include a mechanism for serial to parallel conversion and a facility for code conversion. A shift register can provide the parallel input to the TMS32010. The code converter for A/D data can be implemented either in hardware using a 256 X 16-bit ROM or in software.

Another example of a register-based I/O system is a very simple A/D channel where the output of an A/D converter is buffered using a single parallel register. This requires that the A/D system be serviced before the next data sample overwrites the previous sample stored in the register. Unfortunately, a routine which only services a single data word for every interrupt can be very time consuming. The service overhead time can be reduced by multiword buffering (see Section 6.1.2 for discussion of FIFOs and interrupts).

6.1.2 FIFOs

The use of FIFOs instead of registers offers three definite advantages as follows:

- 1) Single address access to multiple data words,
- 2) Reduction of I/O overhead since several words can be accessed for each interrupt,
- 3) Preservation of temporal information in data stream.

Figure 6-2 illustrates the use of a FIFO in a typical analog subsystem.




FIGURE 6-2 - TYPICAL ANALOG SYSTEM INTERFACE

6.1.3 Extended Memory Interface

The peripheral which requires the most hardware to implement is a large memory. Because the address lines only access locations 0-7 during an I/O operation, an external address counter must be used to provide an address for the memory. It is also advisable to provide a buffer between the data bus of the TMS32010 and that of the memory itself. Although this buffer is probably not necessary for high-speed static memories, it is required for slower devices and large arrays where the drive capacity of the TMS32010 may be marginal.

Figure 6-3 gives an example of one way to extend data memory by using the IN and OUT instructions. The design consists of 16K words of static RAM, addressed by the lower 14 bits of a 16-bit counter. The location to address in this RAM is loaded into the counter by doing an OUT instruction to port 0. This loads the data bus into the counters. The appropriate data memory location is addressed by the lower 14 bits of the data. Bit 15 (MSB) of the data is loaded into the counters to determine whether to count up or down through data memory . Memory can then be read from or written to sequentially by doing an IN or OUT instruction to port 1. The MSB in the counters determines whether the memory address should be incremented (MSB = 0) or decremented (MSB = 1) after a read or write of data memory. Memory will continue to be addressed sequentially until new data is loaded into the counters.




FIGURE 6-3 - TMS32010 EXTENDED MEMORY INTERFACE

Dynamic memories can also be used. However, those devices may impose software constraints on the system designer. For example, memory cycle times may not allow consecutive IN/OUT/IN instruction sequences. Memory refresh represents another problem. Since this processor has no capability to enter a "wait" state, memory refresh must be generated with external hardware.

6.2 INTERRUPTS

An interrupt routine allows the current process to be suspended while an I/O device is being serviced. The processor's execution may be suspended on a high-priority basis by using the $\overline{\text{INT}}$ pin. Otherwise, a lower priority interrupt can be serviced by using a software polling technique.

6.2.1 Software Methods

The BIOZ instruction can be used to poll (or test) the BIO pin to see if a device needs to be serviced. This method allows for a critical loop or set of instructions to be executed without a variation in execution time. Because the test for interrupts occurs at defined points in the program, context saves requirements are minimal.

The BIO pin can be used to monitor the status of a peripheral. If the FIFO full status line is connected to the BIO pin, the FIFO is serviced only when the FIFO is full. In the following example, the FIFO contains 16 data words. The BIO pin is tested after each time-critical function has been executed.

BIOZ SKIP
CALL SERVE
SKIP
.

The subroutine does not have to save the registers or the status, because a new procedure will be executed after the device is serviced.

SERVE LACK AR0,15
LACK AR1,TABLE
LOOP LARP 1
IN PA0,*+,AR0
BANZ LOOP
RET

The FIFO must be serviced before another word is input or data may be lost. This fact determines the frequency at which the polling must take place.

6.2.2 Hardware Methods

The INT pin causes execution to be suspended at any point in the program except after a multiply instruction (see Section 4.1.3.3). The hardware interrupt can be masked at critical points in the program with the DINT instruction. If an interrupt occurs while the INTM (disabled interrupt mask) equals one, the interrupt will not be serviced until the interrupts are enabled again. If an interrupt is pending when an enable interrupt operation occurs, the interrupt is serviced after the execution of the instruction following the EINT command.

When an interrupt is serviced, the INTF (interrupt flag) is cleared, INTM is set to one, the current PC is pushed on the TOS, and the PC is set to 2. The user must save the context of the machine before servicing the peripheral. The context should be restored and the interrupts enabled prior to returning from the interrupt routine. The following paragraphs illustrate a technique for implementing an interrupt-driven analog input channel. It also shows the impact of multiple-level data buffering on system I/O overhead.

Generally, the class of analog systems which can be reasonably supported by the TMS32010 will have information bandwidths of less than 20 kHz. The desired sample rate can be generated by dividing the 5 MHz CLKOUT signal from the TMS32010. It is advisable to provide at least a one-level data buffer to insure the integrity of the data which is read by the processor. If an 8-kHz sample rate is used (for example), the system must then respond to an analog interrupt every 125 ms. The I/O overhead incurred by this arrangement can be computed by determining the number of clock times the TMS32010 will spend in the interrupt routine servicing each sample, and dividing by 625. For example, a typical interrupt routine might look like the following:

TNT SST STATUS Save status Save accumulator low SACL ACCL SACH ACCH Save accumulator high SAMP, ADC Read from ADC ΙN LAC COUNT Update sample counter ADD ONE SACL COUNT LACK LIMIT Check whether LIMIT clocks SUB COUNT received BGZ OK

```
DONE LACK
           1
                      YES ===> Set flag
      SACL FLAG
OK
                      Restore accumulator high
     ZALH ACCH
     ADDS
           ACCL
                      Restore accumulator low
     LST
           STATUS
                      Restore status
      EINT
                      Enable subsequent interrupts
     RET
```

The overhead required to service this system is 18/625 = 2.9 percent. This overhead burden can be reduced by using a FIFO to buffer the data. In this case, the TMS32010 need only be interrupted when the buffer has filled. If a 16-level FIFO is used in our example above, this interrupt will occur every 2 ms, and the overhead burden will be reduced to about 0.5 percent.

If two different kinds of devices are being serviced by the same interrupt routine, the $\overline{\text{BIO}}$ pin can be used to determine which device needs to be serviced.

MACRO LANGUAGE INSTRUCTIONS

7. MACRO LANGUAGE EXTENSIONS

The basic instruction set of the TMS32010 has been extended via the XDS/320 Macro Assembler to facilitate coding of commonly used assembly language constructs. In this section, a set of macros designed to ease assembly language coding is described. Some macros call routines from the set of utility routines described in Section 7.5.

7.1 CONVENTIONS USED IN MACRO DESCRIPTIONS

In the macro descriptions, the following conventions are used:

A A previously defined memory label

B Another previously defined | label

A:A + 1 Like A, except refers to a double word

B:B + 1 Like B, except refers to a double word

TMP A temporary location (previously defined)

AR AR1 or AR0

@AR Data RAM location pointed to by the selected address

register

@AR: @AR + 1 Double word, starting at location pointed to by the

selected address register

@AR – 1: @AR Double word, starting at one before the location

pointed to by the selected address register

AR1 Auxiliary register 1

@AR1 Data RAM location pointed to by AR1

AR0 Auxiliary register 0

@AR0 Data RAM location pointed to by AR0

AC Accumulator

AC low Low-order 16 bits of the AC

AC high High-order 16 bits of the AC

@AC Data RAM location pointed to by the AC

P P register

T Tregister

ARP Auxiliary register pointer

as constants when two are required in a description.

7.2 MACRO SET SUMMARY

Table 7-1 lists alphabetically all the macros described in Section 7-3.

TABLE 7-1 - MACRO INDEX

MNEMONIC	DESCRIPTION	PAGE
ACTAR	Move Accumulator to Auxiliary Register	7-64
ADAR	Add Variable to Auxiliary Register	7-68
ADDX	Double-Word Add	7-111
ARTAC	Move Auxiliary Register to Accumulator	7-66
BIC	Clear Bits in Data Word	7-85
BIS	Set Bits in Data Word	7-87
ВІТ	Test Bits in Data Word	7-89
CMP	Compare Two Words	7-77
CMPX	Compare Two Double Words	7-103
DEC	Decrement Word	7-73
DECX	Double-Word Decrement	7-97
INC	Increment Word	7-75
INCX	Double-Word Increment	7-100
LACARY	Load Accumulator from Address in	
	Accumulator	7-123
LASH	Arithmetic Left Shift	7-52
LASX	Double-Word Arithmetic Left Shift	7-58
LAXARY	Load Double Word into Accumulator from	
	Address in Accumulator	7-125
LCAC	Load Constant into Accumulator	7-7
LCACAR	Load Constant to Accumulator from Program	
	Address in Accumulator	7-127
LCAR	Load Constant into Auxiliary Register	7-13
LCAX	Load Double-Word Constant into Accumulator	7-11
LCAXAR	Load Double-Word Constant to Accumulator	
	from Program Memory	7-129
LCP	Load Constant into P Register	7-16
LCPAC	Load Constant into P Register and	
	Accumulator	7-18

 ^{*} Indirect operand
 * + Indirect reference and increment
 * - Indirect reference and decrement
 [f] Field f optional (i.e., may be replaced by a null operand)
 C Constant. (It may be written as C{n < C < m}to indicate a range limit between n and m. C1 and C2 will be used

[†] Some macros generate different code sequences for constant operands and memory operands. Memory operands can be confused with constants unless the memory labels (operand names) have been defined to the assembler prior to their use in a macro call. This limitation corresponds to the requirement in some higher-level languages like PASCAL that variables be declared prior to their use in expressions.

TABLE 7-1 - MACRO INDEX (CONTINUED)

AGE	P	MNEMONIC				
-117	7	LDAX				
-20	7	LTK				
138	7.	MAX				
142	7.	MAXX				
-136	7	MIN				
140		MINX				
22	1	MOV				
32	7.	MOVCON				
36	7.	MOVDAT				
27	7.	MOVE				
41	7.	MOVROM				
24	7.	MOVX				
83	7.	NEG				
108	1	NEGX				
81	1	NOT				
54	1	RASH				
60	1	RASX				
46	1	REPCON				
48	7-					
56	1	RLSH				
62	1	RLSX				
120	1	SACX				
0		SAT				
144	7-					
70	1	SBAR				
	1	SBIC				
93	1	SBIS				
	1	SBIT				
131	1					
114	1	SUBX				
	1	TST -				
, 5 105	1	TSTX				
133		XTOS				
179991171	7- 7- 7- 7- 7- 7- 7- 7- 7- 7- 7- 7-	RASX REPCON RIPPLE RLSH RLSX SACX SAT SBAR SBIC SBIS SBIT STOX SUBX TST TSTX				

Table 7-2 summarizes all the legal parameters of the macros described in Section 7.3.

TABLE 7-2 - MACRO SET SUMMARY

MACRO	OPERAND	o	OPERAND	O OPERAND TYPES† CONSTANT RA				NT RANGE				
INSTRUCTION	NUMBER	P T	SIZE†	С	S	*	*+	*-	AC	AR	LOWEST	HIGHEST
LCAC	1 2	X	1	×	X						-32768 0	32767 15
LCAX	1		2∮	X							-2**31	2**31-1
LCAR ·	1 2		1	×	×					Х	-32768	32767
LCP	1		1	х	Х						-4096	4095
LCPAC	、 1		1	×	Х						-4096	4095
LTK	1		1	×	х						-32768	32767
MOV	1 2		1 1		X	X	X X	×	×			
MOVX	1 2		2 2		X X	X X	X X	X	X			
MOVE data —> data	1 2 3	×	?	×	X	X			×		-32768	32767
MOVDAT program -> data	1 2 3	×	?	x	X	X X			X		-32768	32767
MOVROM data —> program	1 2 3	X	?	×	×	X X			×		_32768	32767
REPCON	1		_	Х							-32768	32767
	2 3		?	×	×						-32768	32767
MOVCON	1 2		?	×	х	х			×			
RIPPLE	1 2 3	×	?	×	X						-32768 dummy	32767 argument
LASH	1 2 3		1 1	×	X X						0	15
RASH	1 2 3		1 1	×	X						0	15
RLSH	1 2 3		1 1	x	X						0	15
LASX	1 2 3		2 2	×	X						0	15
RASX	1 2 3		2 2	x	X						0	15
RLSX	1 2 3		2 2	x	X				-		0	15
ACTAR	1 2	×	1		×					×	temp	porary
ARTAC	1 2	×	1		×					×	temp	porary
ADAR	1 2 3	×	1 1	x	X X					X	-32768 temp	32767 porary
SBAR	1 2 3	×	1 1	x	X					х	-32768 temp	32767 porary
DEC	1 2	×	1		×	×			×	×		

TABLE 7-2 - MACRO SET SUMMARY (CONCLUDED)

MACRO	OPERAND	0	OPERAND	O OPERAND TYPES‡ CONSTANT RA				NT RANGE				
INSTRUCTION	NUMBER	P T	SIZEt	С	S	*	*+	*-	AC	AR	LOWEST	HIGHEST
INC	1 2	X	1		X	X			Х	Х		
СМР	1 2		1		X	X	X	X				
TST	1		1		X	X	Х	X				
NOT	1	Х	1		X	х	Х	Х	Х			
NEG	1		1		X	Х						
BIC	1 2		1 1		X	X	Х	Х				
BIS	1 2		1 1		X	X	Х	Х				
BIT	1 2		1 1		X	×	X	X				
SBIC	1 2		1	×	x	x					0	15
SBIS	1 2		1	×	x	×					0	15
SBIT	1 2		1	×	x	×	х	x			0	15
DECX	1	Х	2		Х	Х	Х	Х	Х			
INCX	1	Х	2		Х	X	Х	X	Х			
CMPX	1 2		2 2		X	×	X	X				
TSTX	1		2		Х	Х	Х	х				
NEGX	1		2		Х	Х	Х	X				
ADDX	1		2		Х	Х	Х	X				
SUBX	1		2		×	X	×	X]
LDAX	1		2		Х	х	Х	Х				
SACX	1		2		Х	Х	Х	Х				
LACARY	== 1	x	1	x					Х		0	15
LAXARY	==		2									
LCACAR	== 1 2	X	1	x	×				×		0 tem	15 porary
LCAXAR	== 1	×	2 2	-	×				×			oorary
STOX	1 2		1 2		×							·
XTOS	1 2		2		X							
MIN	1 2		1 1		X							
MAX	1 2		1		X							
MINX	1 2		2 2		X							
MAXX	1 2		2 2		X							
SAT	1 2 3		1 1 1	×	×××						-32768 -32768	32767 32767

NOTES:

† Blank in size field means that operand is not a data (program) location, but is a field in an instruction (i.e., has no word size).

‡ C ConstantS Symbolic address

, + ,* - Indirect through the selected address register (ARP)

Operand is the AC (usually shown in the instruction as null or blank operand: MOV,A)

AR An address register (AR0 or AR1)

- § 32-bit constant expressed as a two-word constant list: (C1,C2)
- ? Variable length operand (length given by argument 3)
- ## Implied operand in accumulator

7.3 MACRO DESCRIPTIONS

Each macro instruction is named, followed by a summary table. A flowchart for clarifying the macro source then follows and specific examples of all legal forms.

The macros described in this section use a number of assembler symbols for internal purposes during macro expansion. Most of these internal symbols and any operands the user supplies to the macros are entered into the assembler symbol table as undefined (unless they are user-defined already) and will be printed at the end of the assembler printed output as undefined. This is not an error. Only undefined symbol errors flagged under assembly language statements in the program listing are actual fatal errors. Only these errors will be tallied in the assembly error count. Undefined symbols listed after the program are for information only.

LCAC

Macro Instruction

LCAC

TITLE:

Load Constant into Accumulator

NAME:

LCAC

OBJECTIVE:

Move constant value into accumulator with possible left shift

ALGORITHM:

Constant → ACC

if shift \rightarrow (ACC) \rightarrow

temp * 2shift→ ACC

CALLING

SEQUENCE:

LCAC constant, shift, temp

ENTRY

CONDITIONS: $-32768 \le \text{constant} \le 32767$; $0 \le \text{shift} < 16$;

 $0 \le \text{temp} \le 127$

EXIT

CONDITIONS: Accumulator contains value of the constant

PROGRAM

MEMORY

DATA

REQUIRED:

1 - 5 words + LDAC\$ routine

MEMORY

REQUIRED:

0 - 2 words

STACK


EXECUTION

REQUIRED:

2 levels with LDAC\$

TIME:

1 - 15 cycles



```
SOURCE:
```

```
*LOAD CONSTANT TO AC
       LCAC A
       LCAC A LOAD CONSTANT A

LCAC A,B LOAD CONSTANT A, SHIFTED B, USE TEMP XRO

LCAC A,B,T LOAD CONSTANT A, SHIFTED B, USE TEMP T
                             LOAD CONSTANT A
\star
*
LCAC
      $MACRO A,B,T
        $IF A.SA&$REL
        CALL LDAC$
                            LOAD AC WITH:
        REF LDACS
DATA :A:
                                   :A:
        $ELSE
        $IF A.SA&$UNDF
        SVAR L,Q
        $ASG '$$LAB' TO L.S
        $ASG L.SV+1 TO L.SV
V$:L.SV: EQU :A:
        $ASG 'V$' TO Q.S
        $ASG :Q.S::L.SV: TO A.S
        SENDIF
        $IF (A.SV<256)&(A.SV>-1)
LACK :A: LOAD AC
                             LOAD AC WITH :A:
        $ELSE
        CALL LDAC$
                           LOAD AC WITH:
        REF LDAC$
        DATA :A:
                                   :A:
        $ENDIF
        $ENDIF
        $IF B.L#=0
        $IF (B.V>0)
$IF T.L=0
$ASG 'XRO' TO T.S
                            XRO AS TEMP
        $ENDIF
        SACL :T:,0
                             STORE UNSHIFTED CONSTANT
        LAC :T:,:B:
                             LOAD SHIFTED
        $ENDIF
        $ENDIF
        $END
```

EXAMPLE 1:

0012		LCAC 1,5	
0001	0001 V\$2	EQU 1	
0002 0007	7E01	LACK V\$2	LOAD AC WITH V\$2
0003 0008	5003"	SACL XRO	O STORE UNSHIFTED CONSTANT
0004 0009	2503"	LAC XRO	5 LOAD SHIFTED

EXAMPLE 2:

0014		LCAC 128	5,0	
0001	0800	V\$3 EQU 128		
0002 000A	7E80	LACK V\$	3 LOAD	AC WITH V\$3

EXAMPLE 3:

0018			LCAC -1000,	5	
0001	FC18	V\$5 E	QU - 1000		
0002. 0	000E F800		CALL LDAC\$	LOAD	AC WITH:
C	0000 0000				

LCAC LCAC

0003 0004 0010 FC18 0005 0011 5003" 0006 0012 2503"	REF LDAC\$ DATA V\$5 SACL XR0,0 LAC XR0,5	V\$5 STORE UNSHIFTED CONSTANT LOAD SHIFTED
EXAMPLE 4:		
0022	TCAC A 6 B	

0022	LCAC A,6,B	
0001 0016 7E07	LACK A	LOAD AC WITH A
0002 0017 5008	SACL B,0	STORE UNSHIFTED CONSTANT
0003 0018 2608	LAC B,6	LOAD SHIFTED

Load Double-Word Constant into Accumulator

NAME:

LCAX

OBJECTIVE:

Move double-word constant value into accumulator

ALGORITHM: Constant → ACC

CALLING

SEQUENCE:

LCAX (upper, lower)

ENTRY

CONDITIONS: $-32768 \le \text{upper} \le 32767$; $-32768 \le \text{lower} \le 32767$

EXIT

CONDITIONS: Accumulator contains value of the constant

PROGRAM MEMORY

REQUIRED:

STACK

2 words + LDAX\$ routine

DATA

MEMORY


REQUIRED:

EXECUTION TIME:

REQUIRED: 2 levels 18 cycles

3 words

FLOWCHART: LCAX



SOURCE:

*LOAD DOUBLE CONSTANT (TO AC)

* LCAX (HIGH VALUE, LOW VALUE)

*

LCAX \$MACRO A

CALL LDAX\$ LOAD DOUBLE

REF LDAX\$

DATA :A: DATA LIST

\$END

EXAMPLE 1:

0010			LCAX	(128,3)		
0001	0006	F800	CALL	LDAX\$	LOAD	DOUBLE
	0007	0000				
0002			REF	LDAX\$		
0003	8000	0080	DATA	128,3	DATA	LIST
	0009	0003				

EXAMPLE 2:

0012		LCAX	(-1000,5	5)		
0001 000A	F800	CALL	LDAX\$		LOAD	DOUBLE
000B	0000					
0002		REF	LDAX\$			
0003 0000	FC18	DATA	-1000,5	5	DATA	LIST
000D	0005					

EXAMPLE 3:

0014			LCAX	(A,B)		
0001	000E	F800	CALL	LDAX\$	LOAD	DOUBLE
	000F	0000		·		
0002			REF	LDAX\$		
0003	0010	0007	DATA	A,B	DATA	LIST
0011	0009					

TITLE: Load Constant into Auxiliary Register

NAME: LCAR

OBJECTIVE: Move constant value into auxiliary register

ALGORITHM: Constant → AR

CALLING

SEQUENCE: LCAR AR, constant

ENTRY

CONDITIONS: $-32768 \le \text{constant} \le 32767$; AR = 0,1

EXIT

CONDITIONS: Auxiliary register contains value of the constant

PROGRAM DATA MEMORY MEMORY


REQUIRED: 1 - 3 words (+ LDAR\$0 and REQUIRED: 0 - 2 words

LDAR\$1 routines)

STACK EXECUTION

REQUIRED: 2 levels with LDAR\$ TIME: 1 - 13 cycles

FLOWCHART: LCAR



SOURCE:

```
*LOAD CONSTANT (TO ARO/1)
       LCAR ARO/1, CONSTANT
LCAR
        SMACRO A,B
        $IF B.SA&$REL
                            LOAD :A: WITH:
        CALL LDAR$:A.V:
       REF LDAR$:A.V:
DATA :B:
                                :B:
        $ELSE
        $IF B.SA&$UNDF
        $VAR L,Q
        $ASG '$$LAB' TO L.S
        $ASG L.SV+1 TO L.SV
V$:L.SV: EQU :B:
       $ASG 'V$' TO Q.S
$ASG :Q.S::L.SV: TO B.S
        $ENDIF
        $IF (B.SV<256)&(B.SV>-1)
LARK :A:,:B: LOAD :A
                           LOAD :A: WITH :B:
        SELSE
        CALL LDAR$:A.V:
                            LOAD : A: WITH:
        REF LDAR$:A.V:
        DATA :B:
                                :B:
```

\$ENDIF \$ENDIF \$END

EXAMPLE 1:

LCAR 0,A 0010 0001 0006 7007 LARK O,A

LOAD O WITH A

EXAMPLE 2:

0012 LCAR 1,C 0001 0007 F800 CALL LDAR\$1

LOAD 1 WITH:

0008 0000 0002

0003 0009 0000"

REF LDAR\$1 DATA C С

EXAMPLE 3:

0014 LCAR AR1,-1000

FC18 V\$1 EQU -1000 0001 0002 000A F800

CALL LDAR\$1 LOAD AR1 WITH:

000B 0000

0003 REF LDAR\$1

0004 000C FC18 DATA V\$1 V\$1

EXAMPLE 4:

0016 LCAR ARO,3333

0D05 V\$2 EQU 3333

0002 000D F800 CALL LDAR\$0 LOAD ARO WITH:

000E 0000

0003 REF LDAR\$0

0004 000F 0D05 DATA V\$2 V\$2

Load Constant into P Register

NAME:

LCP

OBJECTIVE:

Move constant value into P register

ALGORITHM:

1 * constant → P

CALLING

SEQUENCE:

LCP constant

ENTRY

CONDITIONS: $-4096 \le \text{constant} \le 4095$

EXIT

CONDITIONS: P register contains value of the constant;

T register contains value 1

PROGRAM

MEMORY

DATA MEMORY

REQUIRED:

2 words

REQUIRED:

1 word


STACK

EXECUTION

REQUIRED: None TIME:

2 cycles

FLOWCHART: LCP



SOURCE:

*LCP LOAD A CONSTANT TO THE P REGISTER

LCP \$MACRO A

> ONE LTMPYK :A:

LOAD A ONE MAKE CONSTANT

\$END

LCP LCP

EXAMPLE 1:

0013			LCP	Α		
0001	8000	6A01"	LT	ONE	LOAD	A ONE
0002	0009	8007	MPYH	(A	MAKE	CONSTANT

EXAMPLE 2:

0015	LCP -4096	
0001 000A 6A01"	LT ONE	LOAD A ONE
0002 000B 9000	MPYK -4096	MAKE CONSTANT

EXAMPLE 3:

0017			LCP 4	095			
0001	000C	6A01"	LT	ONE	LOAD	Α	ONE
0002	000D	8FFF	MPYK	4095	MAKE	CC	TNATZNC

EXAMPLE 4:

0019			LCP	-4000		
0001	000E	6A01"	LT	ONE	LOAD	A ONE
0002	000F	9060	MPYH	-4 000	MAKE	CONSTANT

Load Constant into P Register and Accumulator

NAME:

LCPAC

OBJECTIVE:

Move constant value into P register and accumulator

ALGORITHM:

1 * constant → P

 $(P) \rightarrow ACC$

CALLING

SEQUENCE:

LCPAC constant

ENTRY

CONDITIONS: $-4096 \le \text{constant} \le 4095$

EXIT

CONDITIONS: P register and accumulator contain value of the constant;

T register contains the value 1

PROGRAM

MEMORY

DATA **MEMORY**

REQUIRED: 3 words

REQUIRED: 1 word

STACK


EXECUTION

REQUIRED:

None

TIME: 3 cycles

FLOWCHART: LCPAC



SOURCE:

LOAD A CONST TO P AND AC REGISTERS *LCPAC

LCPAC \$MACRO A

LCPAC LCPAC

·	LT ONE MPYK :A: PAC \$END	LOAD A ONE MAKE CONSTANT TO THE AC		
	EXAMPLE 1:			
	0013 0001 0009 6A01" 0002 000A 8007 0003 000B 7F8E	LCPAC A LT ONE MPYK A PAC	LOAD A ONE MAKE CONSTANT TO THE AC	
	EXAMPLE 2:			
	0015 0001 000C 6A01" 0002 000D 9000 0003 000E 7F8E	LCPAC -4096 LT ONE MPYK -4096 PAC	LOAD A ONE MAKE CONSTANT TO THE AC	
	EXAMPLE 3:			
	0017 0001 000F 6A01" 0002 0010 8FFF 0003 0011 7F8E	LCPAC 4095 LT ONE MPYK 4095 PAC	LOAD A ONE MAKE CONSTANT TO THE AC	
	EXAMPLE 4:			
	0019 0001 0012 6A01"	LCPAC -4000 LT ONE	LOAD A ONE	

MPYK -4000

PAC

TO THE AC

MAKE CONSTANT

0002 0013 9060

0003 0014 7F8E

Load Constant into T Register

NAME:

LTK

OBJECTIVE:

Move constant value into T register

ALGORITHM:

Constant → T

CALLING

SEQUENCE:

LTK constant

ENTRY

CONDITIONS: $-32768 \le \text{constant} \le 32767$

EXIT

CONDITIONS: T register contains value of the constant

PROGRAM

DATA

MEMORY

MEMORY

REQUIRED:

3 words (+ LTK\$ routine)

REQUIRED: 2 words

13 cycles

STACK

EXECUTION

REQUIRED:

2 levels TIME:

FLOWCHART: LTK

MOVE CONSTANT TO DATA MEMORY

LOAD T REGISTER WITH VALUE IN DATA MEMORY

SOURCE:

*LOAD CONSTANT TO T

\$END

*

LTK \$MACRO A

CALL LTK\$
REF LTK\$
DATA :A:

LOAD :A: TO T

<u>LTK</u> LTK

EXAMPLE 1:

0012	I	TK A	
0001 00	09 F800	CALL LTK\$	LOAD A TO T
00	0000 AO		
0002		REF LTK\$	
0003 00	OB 0007	DATA A	

EXAMPLE 2:

0014			LTK >7	7FFF				
0001	000C	F800	CALL	LTK\$	LOAD	>7FFF	TO	T
	000D	0000						
0002			REF	LTK\$				
0003	000E	7FFF	DATA	>7FFF				

EXAMPLE 3:

0016 0001 000F	 LTK >	8000 LTK\$	LOAD	>8000	TO	Т
0010 0002 0003 0011		LTK\$ >8000				

MOV Macro Instruction MOV

TITLE: Move Word in Data Memory

NAME: MOV

OBJECTIVE: Copy word from one location to another in data memory

ALGORITHM: $(A) \rightarrow B$ or

 $(@ACC) \rightarrow B$

CALLING

SEQUENCE: MOV [A],B

ENTRY

CONDITIONS: $0 \le A \le 127$; $0 \le B \le 127$

EXIT

CONDITIONS: Word at B contains value of word located at A;

AR0 may be overwritten; accumulator is overwritten


PROGRAM DATA
MEMORY MEMORY

REQUIRED: 2-5 words **REQUIRED:** 0-1 words

STACK EXECUTION

REQUIRED: None TIME: 2-5 cycles

FLOWCHART: MOV



SOURCE:

*MOVE ONE WORD (A TO B) MOV \$MACRO A,B \$IF A.L=0 SACL XRO,0 IF A IS AC SAVE AC LAR ARO, XRO
LARP ARO
LAC *,0 LOAD TO ARO SELECT ARO LOAD * \$ELSE LAC :A:,0 LOAD :A: \$ENDIF SACL :B:,0 STORE :B: \$END

EXAMPLE 1:

0012		MOV	A,B	
0001 0006	2001	LAC	A,0	LOAD A
0002 0007	5008	SACL	В,О	STORE B

EXAMPLE 2:

0014			MOV	⋆,B	
0001	8000	2088	LAC	*,0	LOAD *
0002	0009	5008	SACL	B,0	STORE B

EXAMPLE 3:

0016	MOV C,*+	
0001 000A 2000"	LAC C,O	LOAD C
0002 000B 50A8	SACL *+,0	STORE *+

EXAMPLE 4:

0018			VOM	, D	
0001	000C	5004"	SACL	XR0,0	SAVE AC
0002	000D	3804"	LAR	ARO, XRO	LOAD TO ARO
0003	000E	6880	LARP	ARO	SELECT ARO
0004	000F	2088	LAC	*,0	LOAD *
0005	0010	5001"	SACL	D,0	STORE D

EXAMPLE 5:

0020			VOM	*-,B	
0001	0011	2098	LAC	*- ,0	LOAD *-
0002	0012	5008	SACL	B,0	STORE B

EXAMPLE 6:

0022			VOM	*+,A	
0001	0013	20A8	LAC	*+,0	LOAD *+
0002	0014	5001	SACL	A,0	STORE A

EXAMPLE 7:

0024			MOV	D,*-	
0001	0015	2001"	LAC	D,0	LOAD D
0002	0016	5098	SACL	*- ,0	STORE *-

Move Double Word

NAME:

MOVX

OBJECTIVE:

Copy double word from one location to another in data memory

ALGORITHM:

 $(A:A+1) \rightarrow B:B+1$ or

 $(@ACC:@ACC + 1) \rightarrow B:B + B$

CALLING

SEQUENCE:

MOVX [A],B

ENTRY

CONDITIONS: $0 \le A \le 126; 0 \le B \le 126$

EXIT

CONDITIONS: Double word at B contains value of double word located at A; AR0 may

be overwritten

PROGRAM

MEMORY

DATA MEMORY

REQUIRED:

4 - 8 words

REQUIRED:

0 - 2 words

STACK

EXECUTION


REQUIRED:

None

TIME:

4 - 8 cycles

FLOWCHART: MOVX



SOURCE

*MOVE	DOUBLE FROM A	TO B	
MOVX	\$MACRO A,B \$IF A.L=0 SACH XRO,0		MOVE DOUBLE A IN AC
	SACL XR1,0 LAR AR0,XR0 LARP AR0 LDAX * \$ELSE		SAVE AC TO XRO TO ARO SELECT ARO LOAD *
	LDAX :A: \$ENDIF SACX :B: \$END		LOAD DOUBLE :A: STORE DOUBLE :A:

EXAMPLE 1:

0011	MOVX A,B	
0001	LDAX A	LOAD DOUBLE A
0001 0006 6501	ZALH A	LOAD HIGH A
0002 0007 6102	ADDS A+1	LOAD LOW A
0002	SACX B	STORE DOUBLE A
0001 0008 5808	SACH B,0	STORE HIGH
0002 0009 5009	SACL B+1,0	STORE LOW

EXAMPLE 2:

0013	MOVX *,B	
0001	LDAX *	LOAD DOUBLE *
0001 000A 65A8	ZALH *+	LOAD HIGH
0002 000B 6198	ADDS *-	LOAD LOW '*'
0002	SACX B	STORE DOUBLE *
0001 000C 5808	SACH B,0	STORE HIGH
0002 000D 5009	SACL B+1,0	STORE LOW

EXAMPLE 3:

0015 0001 0001 000E 65 0002 000F 61 0002 0001 0010 58	01" ADDS C+1 SACX *+ A8 SACH *+,0	LOAD DOUBLE C LOAD HIGH C LOAD LOW C STORE DOUBLE C STORE HIGH
0002 0011 50	A8 SACL *+,0	STORE LOW

EXAMPLE 4:

0017			MOVX ,D	
0001	0012	5806"	SACH XRO,0	
0002	0013	5007"	SACL XR1,0	SAVE AC TO XRO
0003	0014	3806"	LAR ARO,XRO	TO ARO
0004	0015	6880	LARP ARO	SELECT ARO
0005			LDAX *	LOAD *
	0016		ZALH *+	LOAD HIGH
0002	0017	6198	ADDS *-	LOAD LOW '*'
0006			SACX D	STORE DOUBLE
		5802"	SACH D,0	STORE HIGH
0002	0019	5003"	SACL D+1,0	STORE LOW

EXAMPLE 5:

MOVX *B	
LDAX *-	LOAD DOUBLE *-
ZALS *-	LOAD LOW
ADDH *-	LOAD HIGH '*-'
SACX B	STORE DOUBLE *-
SACH B,0	STORE HIGH
SACL B+1,0	STORE LOW
	ZALS *- ADDH *- SACX B SACH B,0

EXAMPLE 6:

0021	MOVX *+,A	
0001	LDAX *+	LOAD DOUBLE *+
0001 001E 65A8	ZALH *+	LOAD HIGH
0002 001F 61A8	ADDS *+	LOAD LOW '*+'
0002	SACX A	STORE DOUBLE *+
0001 0020 5801	SACH A,0	STORE HIGH
0002 0021 5002	SACL A+1.0	STORE LOW

EXAMPLE 7:

0023			MOVX D,*-	
0001			LDAX D	LOAD DOUBLE D
0001	0022	6502"	ZALH D	LOAD HIGH D
0002	0023	6103"	ADDS D+1	LOAD LOW D
0002			SACX *-	STORE DOUBLE D
0001	0024	5098	SACL *-,0	STORE LOW
0002	0025	5898	SACH *-,0	STORE HIGH

Move Data Array

NAME:

MOVE

OBJECTIVE:

Copy data from one array to another in data memory.

ALGORITHM:

For number of elements in array,

 $(A[i]) \rightarrow B[i]$

CALLING

SEQUENCE:

MOVE A, B, length

ENTRY

CONDITIONS: $0 \le A + length \le 143; 0 \le B + length \le 143$

EXIT

CONDITIONS: Elements of B contain corresponding elements of A;

AR0 or AR1 may be overwritten

PROGRAM

DATA

MEMORY REQUIRED:

5 - 7 words (+ MOV\$ routines)

MEMORY

1 - 3 words **REQUIRED:**

STACK

EXECUTION


REQUIRED:

2 levels

TIME:

(max) 29 + (7 x)

length) cycles



SOURCE:

```
*MOVE L(CONST) WORDS FROM A(RAM VAR)

*TO B(RAM VAR)

*

MOVE $MACRO A,B,L

$IF (L.V<2)&(B.L#=0)

MOV :A:,:B: MOVE SINGLE

$ENDIF

$IF (L.V=2)&(B.L#=0)

MOVX :A:,:B: MOVE DOUBLE

$ENDIF
```

```
(L.V>2)++(B.L=0)
SVAR ST
$ASG '*' TO ST.S
SIF (A.L\#=0)&(B.L\#=0)
SIF (A.SV#=ST.SV)&(B.SV#=ST.SV)
CALL MOVABS
                  MOVE
REF MOVAB$
                  FROM :A:
DATA :A:
DATA :B:
                  TO :B:
DATA :L.V:
                  FOR :L.V: WORDS
$ENDIF
$ENDIF
SIF (A.SV\#=ST.SV)&(A.L\#=0)
SIF (B.L=0)++(B.SV=ST.SV)
$IF B.L=0
ACTAR AR1
                  AC TO AR1
$ENDIF
CALL MOVA$
                  MOVE
REF MOVA$
DATA :A:
                  FROM :A:
DATA :L.V:
                  FOR :L.V: WORDS
$ENDIF
$ENDIF
SF (B.SV\#=ST.SV)&(B.L\#=0)
$IF (A.L=0)++(A.SV=ST.SV)
$IF A.L=0
ACTAR ARO
                  MOVE AC TO ARO
$ENDIF
CALL MOVB$
                  MOVE
REF MOVB$
                   TO :B:
DATA :L.V:
                  FOR :L.V: WORDS
$ENDIF
SENDIF
SIF (A.L=0)++(A.SV=ST.SV)
$IF (B.L=0)++(B.SV=ST.SV)
$IF A.L=0
ACTAR ARO
                  AC TO ARO
$ENDIF
$IF B.L=0
ACTAR AR1
                  AC TO AR1
$ENDIF
CALL MOV$$
                  MOVE
REF MOV$$
DATA :L.V:
                  FOR :L.V: WORDS
$ENDIF
$ENDIF
SENDIF
$END
```

EXAMPLE 1:

0012	MOVE A,B	
0001	MOV A,B	MOVE SINGLE
0001 0006 2001	LAC A,0	LOAD A
0002 0007 5008	SACL B,0	STORE B

EXAMPLE 2:

0014	MOVE *,B,2	
0001	MOVX *,B	MOVE DOUBLE
0001	LDAX *	LOAD DOUBLE *
0001 0008 65A8	ZALH *+	LOAD HIGH
0002 0009 6198	ADDS *-	LOAD LOW '*'

MOVE MOVE

OVL		
0002 0001 000A 5808 0002 000B 5009	SACX B SACH B,0 SACL B+1,0	STORE DOUBLE * STORE HIGH STORE LOW
EXAMPLE 3:		
0016 0001 000C F800 000D 0000	MOVE C,*,B CALL MOVA\$	MOVE
0002 0003 000E 0000" 0004 000F 0008	REF MOVA\$ DATA C DATA 8	FROM C FOR 8 WORDS
EXAMPLE 4:		
0018 0001 0001 0010 5004" 0002 0011 3904" 0003 0012 6881 0002 0013 F800 0014 0000	REF MOV\$\$	AC TO AR1 STORE AC TO XRO RE-LOAD AR1 LOAD AR POINTER MOVE FOR 5 WORDS
0004 0015 0005 EXAMPLE 5:	DATA 5	rok 3 words
0020 0001 0001 0016 5004" 0002 0017 3804" 0003 0018 6880 0004 0019 2088 0005 001A 5008	LARP ARO	SELECT ARO
EXAMPLE 6:		
0022 0001 0001 001B 5004" 0002 001C 3804" 0003 001D 6880 0002 001E F800 001F 0000	MOVE ,*,5 ACTAR ARO SACL XRO,0 LAR ARO,XRO LARP ARO CALL MOV\$\$	RE-LOAD ARO LOAD AR POINTER
0003 0004 0020 0005	REF MOV\$\$ DATA 5	FOR 5 WORDS
EXAMPLE 7:		
0024 0001 0001 0021 2001" 0002 0022 5088	MOVE D,* MOV D,* LAC D,0 SACL *,0	MOVE SINGLE LOAD D STORE *
EXAMPLE 8:		
0026 0001 0001 0023 5004" 0002 0024 3904" 0003 0025 6881 0002 0026 F800	LAR AR1,XR0 LARP AR1	AC TO AR1 STORE AC TO XRO RE-LOAD AR1 LOAD AR POINTER MOVE

5

0027 0000

0003 0004 0028 0001" 0005 0029 0003 REF MOVA\$

DATA D

FROM D FOR 3 WORDS

Move Constants to Data Memory

NAME:

MOVCON

OBJECTIVE:

Move list of constants to data memory

ALGORITHM:

For each constant in list,

C → A[i] (data memory location)

CALLING

SEQUENCE:

MOVCON C [,A|,*] or

MOVCON (C1,C2,...Cn) [,A|,*]

ENTRY

CONDITIONS: $0 \le A \le 143$; $-32768 \le C \le 32767$

EXIT

CONDITIONS: Data memory addresses starting at specified locations are filled with

constants; AR0 and AR1 may be overwritten

PROGRAM

MEMORY

REQUIRED:

8 words (+ MOVC\$ routines)

DATA

MEMORY

REQUIRED:

STACK

REQUIRED:

2 levels

EXECUTION


TIME:

(max) 9 + (7 x)

of C's) cycles

3 words

FLOWCHART: MOVCON



SOURCE:

```
MOVCON $MACRO A,B
        SVAR ST
        $ASG '*' TO ST.S
        $IF B.L=0
        ACTAR AR1
        $ASG '*' TO B.S
        SENDIF
        $IF A.A&$POPL
$IF B.SV=ST.SV
CALL MOVC$1
                             A IS LIST OF CONST
                             MOVE CONSTANTS
        REF MOVC$1
        $ELSE
       CALL MOVC$
REF MOVC$
DATA :B:
                            MOVE CONSTANTS
                             TO :B:
        $ENDIF
                             LENGTH OF LIST
        DATA : A.V:
       DATA :A:
                             CONSTANT LIST
        $ELSE
        LCAC :A:
        SACL :B:,0
                           STORE CONSTANT
        $ENDIF
        $END
```

EXAMPLE 1: MOVCON 1.B 0012 0001 LCAC 1 0001 V\$1 EQU 1 0001 0001 0001 VVI Lack V\$1 0002 0006 7E01 LACK V\$1 LOAD AC WITH V\$1 STORE CONSTANT 0002 0007 5008 SACL B,0 **EXAMPLE 2:** MOVCON 3,* 0014 0001 LCAC 3 0001 0003 V\$2 EQU 3 LOAD AC WITH V\$2 0002 0008 7E03 LACK V\$2 STORE CONSTANT SACL *,0 0002 0009 5088 **EXAMPLE 3:** 0016 MOVCON 6, 0001 ACTAR AR1 0001 000A 5004" SACL XR0,0 STORE AC TO XRO LAR AR1,XR0 0002 000B 3904" RE-LOAD AR1 LARP AR1 0003 000C 6881 LOAD AR POINTER LCAC 6 0002 0006 V\$3 EQU 6 0001 0002 000D 7E06 LACK V\$3 LOAD AC WITH V\$3 SACL *,0 STORE CONSTANT 0003 000E 5088 **EXAMPLE 4:** MOVCON (32,15,2,13),B 0018 MOVE CONSTANTS 0001 000F F800 CALL MOVC\$ 0010 0000 REF MOVC\$ TO B DATA B 0003 0011 0008 0004 0012 0004 DATA 4 LENGTH OF LIST 0005 0013 0020 DATA 32,15,2,13 CONSTANT LIST 0014 000F 0015 0002 0016 000D **EXAMPLE 5:** MOVCON (22,1,56),* 0020 MOVE CONSTANTS 0001 0017 F800 CALL MOVC\$1 0018 0000 0002 REF MOVC\$1 DATA 3 LENGTH OF LIST 0003 0019 0003 CONSTANT LIST 0004 001A 0016 DATA 22,1,56 001B 0001 001C 0038 **EXAMPLE 6:** MOVCON (33,34,35), ACTAR AR1 0022 0001 0 0001 001D 0002 001E R 0003 001F

	ACIAR ARI	
5004"	SACL XR0,0	STORE AC TO XRO
3904"	LAR AR1,XR0	RE-LOAD AR1
6881	LARP AR1	LOAD AR POINTER
F800	CALL MOVC\$1	MOVE CONSTANTS
0000		
	REF MOVC\$1	
0003	DATA 3	LENGTH OF LIST

0002 0020 0021

0003 0004 0022 0005 0023 0021 0024 0022 0025 0023 DATA 33,34,35

CONSTANT LIST

MOVDAT

Macro Instruction

MOVDAT

TITLE: Move Words to Data Memory

NAME: MOVDAT

OBJECTIVE: Copy data from program memory to data memory

ALGORITHM: For number of elements in array,

MOVDAT A,B,C - causes \rightarrow (A) \rightarrow @B MOVDAT A,*,C - causes \rightarrow (A) \rightarrow @AR1 MOVDAT A, ,C - causes \rightarrow (A) \rightarrow @ACC

MOVDAT *,B,C - causes \rightarrow (@AR0) \rightarrow @B MOVDAT *,*,C - causes \rightarrow (@AR0) \rightarrow @AR1 MOVDAT *, ,C - causes \rightarrow (@AR0) \rightarrow @ACC

MOVDAT ,B,C - causes \rightarrow (@ACC) \rightarrow @B MOVDAT ,*,C - causes \rightarrow (@ACC) \rightarrow @AR1

CALLING

SEQUENCE: MOVDAT [A|*],[B|*][,C]

ENTRY

CONDITIONS: $0 \le B + C \le 143$; $0 \le A < 4095$

FXIT

CONDITIONS: Elements of B contain data from program memory starting at A; AR0 and

AR1 may be overwritten

PROGRAM DATA


MEMORY MEMORY

REQUIRED: 12 words (+ routines) **REQUIRED**: 3 words

STACK EXECUTION

REQUIRED: 2 levels TIME: (max) 31 + (7x)

length) cycles



SOURCE:

```
*MOVE L(CONST) WORDS FROM A(ROM ITEM)
*TO B(RAM VAR)
*ROM ITEM IS:
MOVDAT $MACRO A,B,L
       $VAR ST
       $ASG '*' TO ST.S
$IF B.L=0
       ACTAR AR1
       $ASG '*' TO B.S
       $ENDIF
       $IF L.V<3
                         ONE OR TWO WORDS
       SIF A.SV=ST.SV A = *
       ARTAC ARO
       SELSE
       $IF A.L#=0
LCAC :A:
                          A = PROGRAM ADDRESS
       $ENDIF
       SENDIF
       SIF B.SV=ST.SV
       LARP 1
       TBLR *+
                          READ FIRST WORD
       $ELSE
       TBLR :B:
       $ENDIF
       $IF L.V=2
ADD ONE,0
                          TWO WORDS
                          INCREMENT POINTER
       $IF B.SV=ST.SV
       TBLR *+
                          READ NEXT WORD
       SELSE
       TBLR :B:+1
       $ENDIF
       SENDIF
       SENDIF
       $IF L.V>2
$IF A.L=0
       ACTAR ARO
       $ASG '*' TO A.S
       SENDIF
       $IF B.SV=ST.SV
       $IF A.SV#=ST.SV
       CALL MOVC$A
                          MOVE
       REF MOVC$A
       DATA :A:
                          FROM :A:
       $ELSE
                          MOVE
       CALL MOVC$$
       REF MOVC$$
       SENDIF
       $ELSE
       $IF A.SV#=ST.SV
       CALL MOVA$B
                          MOVE
       REF MOVA$B
       DATA :A:
                          FROM :A:
       $ELSE
       CALL MOVC$B
                          MOVE
       REF MOVC$B
       $ENDIF
                          TO :B:
       DATA :B:
       $ENDIF
                          FOR :L: WORDS
       DATA :L:
       $ENDIF
       SEND
```

EXAMPLE 1:

0012	MOVDAT A,B	
0001	LCAC A	
0001 0006 7E01	LACK A	LOAD AC WITH A
0002 0007 6708	TBLR B	

EXAMPLE 2:

0014	Me	OVDAT *,B,2	
0001		ARTAC ARO	
0001 0008 3	3004"	SAR ARO,XRO	SAVE ARO
0002 0009 2	2004''	LAC XRO,0	LOAD INTO AC
0002 000A 6	5708	TBLR B	
0003 000B (0002"	ADD ONE,O	INCREMENT POINTER
0004 000C 6	5709	TBLR B+1	

EXAMPLE 3:

0016			MOVDAT	Γ *,*,2	
0001			ARTA	C ARO	
0001	000D	3004"	SAR	ARO,XRO	SAVE ARO
0002	300E	2004"	LAC	XR0,0	LOAD INTO AC
0002	000F	6881	LARP	1	
0003	010	67A8	TBLR	*+	READ FIRST WORD
0004	0011	0002"	ADD	ONE, O	INCREMENT POINTER
0005	0012	67A8	TBLR	*+	READ NEXT WORD

EXAMPLE 4:

0018		MOVDA	Г С,*,В	
0001 0013	F800	CALL	MOVC\$A	MOVE
0014	0000			
0002		REF	MOVC\$A	
0003 0015	0000"	DATA	С	FROM C
0004 0016	8000	DATA	В	FOR B WORDS

EXAMPLE 5:

0020		MOVDAT *,,5	
0001		ACTAR AR1	
0001 001	7 5004"	SACL XRO,0	STORE AC TO XRO
0002 001	8 3904"	LAR AR1,XRO	RE-LOAD AR1
0003 001	9 6881	LARP AR1	LOAD AR POINTER
0002 001	A F800	CALL MOVC\$\$	MOVE
001	B 0000		
0003		REF MOVC\$\$	
0004 001	.C 0005	DATA 5	FOR 5 WORDS

EXAMPLE 6:

0022		MOVDAT	, В
0001	001D 6708	TBLR B	;

EXAMPLE 7:

0024 0001	MOVDAT ,*,5 ACTAR ARO	
0001 001E 500	4" SACL XR0,0	STORE AC TO XRO
0002 001F 380	4" LAR ARO,XRO	RE-LOAD ARO
0003 0020 688	D LARP ARO	LOAD AR POINTER
0002 0021 F80	CALL MOVC\$\$	MOVE
0022 000	0	

0002

0003 0036 0009

MOVDAT MOVDAT 0003 REF MOVC\$\$ 0004 0023 0005 DATA 5 FOR 5 WORDS **EXAMPLE 8:** 0026 MOVDAT D, * 0001 LCAC D 0001 0024 F800 CALL LDAC\$ LOAD AC WITH: 0025 0000 REF LDAC\$ 0002 0003 0026 0001" DATA D D 0002 0027 6881 LARP 1 0003 0028 67A8 TBLR *+ READ FIRST WORD **EXAMPLE 9:** MOVDAT D,,3 0028 0001 ACTAR AR1 0001 0029 5004" SACL XR0,0 STORE AC TO XRO LAR AR1,XR0 LARP AR1 0002 002A 3904" RE-LOAD AR1 0003 002B 6881 LOAD AR POINTER 0002 002C F800 CALL MOVC\$A MOVE 002D 0000 REF MOVC\$A FROM D 0004 002E 0001" DATA D 0005 002F 0003 DATA 3 FOR 3 WORDS **EXAMPLE 10:** 0030 MOVDAT *,* 0001 ARTAC ARO SAR ARO, XRO 0001 0030 3004" SAVE ARO LAC XRO,0 0002 0031 2004" LOAD INTO AC 0002 0032 6881 LARP 1 0003 0033 67A8 TBLR *+ READ FIRST WORD **EXAMPLE 11:** 0032 MOVDAT *,*,9 0001 0034 F800 CALL MOVC\$\$ MOVE 0035 0000

FOR 9 WORDS

REF MOVC\$\$

DATA 9

MOVROM

Macro Instruction

MOVROM

TITLE: Move Words to Program Memory

NAME: MOVROM

OBJECTIVE: Copy data from data memory to program memory

ALGORITHM: For number of elements in array,

MOVROM A,B,C - causes \rightarrow (A) \rightarrow @B MOVROM A,*,C - causes \rightarrow (A) \rightarrow @AR1 MOVROM A, ,C - causes \rightarrow (A) \rightarrow @ACC

MOVROM *,B,C - causes \rightarrow (@AR0) \rightarrow @B MOVROM *,*,C - causes \rightarrow (@AR0) \rightarrow @AR1 MOVROM *, ,C - causes \rightarrow (@AR0) \rightarrow @ACC

MOVROM ,B,C - causes \rightarrow (@ACC) \rightarrow @B MOVROM ,*,C - causes \rightarrow (@ACC) \rightarrow @AR1

CALLING

SEQUENCE: MOVROM [A,*],[B,*][,length]

ENTRY

CONDITIONS: $0 \le A + length \le 143$; $0 \le B \le 4095$

EXIT

CONDITIONS: Program memory starting at B contains data elements starting at A; AR0

and AR1 may be overwritten

PROGRAM DATA


MEMORY MEMORY

REQUIRED: 8 words (+ TBW\$ routines) **REQUIRED**: 3 words

STACK EXECUTION

REQUIRED: 2 levels TIME: (max) 31 + (7x)

length) cycles



SOURCE:

```
*MOVE L(CONST) WORDS FROM A(RAM VAR)

*TO B(ROM VAR)

*

MOVROM $MACRO A,B,L

$VAR ST

$ASG '*' TO ST.S

$IF L.V=0 DEFAULT 0 TO 1

$ASG 1 TO L.V

$ENDIF

$IF A.L=0

ACTAR AR0 AC TO AR0

$ENDIF

$IF B.L=0
```

MOVROM MOVROM

ACTAR AR1 AC TO AR1 \$ENDIF \$IF (B.SV=ST.SV)++(B.L=0) \$IF (A.SV=ST.SV)++(A.L=0) CALL TBW\$01 MOVE RAM->ROM REF TBW\$01 DATA :L.V: FOR :L.V: WORDS \$ELSE CALL TBW\$1 MOVE RAM->ROM REF TBW\$1 DATA :A: FROM :A: DATA :L.V: FOR :L.V: WORDS \$ENDIF \$ELSE \$IF (A.SV=ST.SV)++(A.L=0) CALL TBW\$0 MOVE RAM MOVE RAM->ROM REF TBW\$0 TO :B: DATA :B: FOR :L.V: WORDS DATA :L.V: \$ELSE CALL TBW\$\$ MOVE RAM->ROM REF TBW\$\$ FROM :A: DATA :B: DATA :L.V: TO :B: FOR :L.V: WORDS \$ENDIF \$ENDIF \$END

EXAMPLE 1:

0001

0001 0013 5004"

0002 0014 3904"

0012			MOVRO	M A,B			
0001	0006	F800	CALL	TBW\$\$	MOVE RAM->ROM		
	0007	0000					
0002				TBW\$\$			
	8000			A	FROM A		
	0009				TO B		
0005	A000	0001	DATA	1	FOR 1 WORDS		
EXAM	PLE 2	:					
0014		2000		M *,B,2	WOWE BIN . BOW		
0001	000C	F800	CALL	TBW\$0	MOVE RAM->ROM		
0002	0000	0000	DEE	TBW\$0			
	ОООТ	8000	DATA	B B	то в		
	000E		DATA	2	FOR 2 WORDS		
EXAMPLE 3:							
0016			MOVRO	M C,*,B			
0001	000F	F800		TBW\$1	MOVE RAM->ROM		
		0000					
0002			REF	TBW\$1			
0003	0011			C	FROM C		
0004	0012	0008	DATA	8	FOR 8 WORDS		
EXAMPLE 4:							
CAAIVI	FLE 4	•					
0018			MOVRO	M *,,5			
				/ / -			

ACTAR AR1

SACL XR0,0

LAR AR1,XR0

AC TO AR1

RE-LOAD AR1

STORE AC TO XRO

MOVROM MOVROM

JVK							
0002		6881 F800	LARP AR1 CALL TBW\$01	LOAD AR POINTER MOVE RAM->ROM			
0003		0005	REF TBW\$01 DATA 5	FOR 5 WORDS			
EXAM	PLE 5	:					
0003	001D	5004" 3804" 6880 F800 0000	MOVROM ,B ACTAR ARO SACL XRO,O LAR ARO,XRO LARP ARO CALL TBW\$0 REF TBW\$0 DATA B	AC TO ARO STORE AC TO XRO RE-LOAD ARO LOAD AR POINTER MOVE RAM->ROM			
			DATA 1	FOR 1 WORDS			
EXAM	PLE 6) :					
0022 0001 0001 0002 0003 0002	0023	5004" 3804" 6880 F800 0000	MOVROM ,*,5 ACTAR ARO SACL XRO,0 LAR ARO,XRO LARP ARO CALL TBW\$01	AC TO ARO STORE AC TO XRO RE-LOAD ARO LOAD AR POINTER MOVE RAM->ROM			
0003 0004	0025		REF TBW\$01 DATA 5	FOR 5 WORDS			
EXAM	PLE 7	:					
	0026	F800 0000	MOVROM D,* CALL TBW\$1	MOVE RAM->ROM			
		0001" 0001	REF TBW\$1 DATA D DATA 1	FROM D FOR 1 WORDS			
EXAMPLE 8:							
0002 0003	002A 002B 002C 002D	5004" 3904" 6881 F800 0000		AC TO AR1 STORE AC TO XRO RE-LOAD AR1 LOAD AR POINTER MOVE RAM->ROM			
	002F	0001" 0003	REF TBW\$1 DATA D DATA 3	FROM D FOR 3 WORDS			
EXAMPLE 9:							
0028 0001		F800 0000	MOVROM *,* CALL TBW\$01	MOVE RAM->ROM			
0002 0003	0033		REF TBW\$01 DATA 1	FOR 1 WORDS			

MOVROM MOVROM

EXAMPLE 10:

0030 0001 0034 F800 0035 0000

MOVROM *,*,1 4 F800 CALL TBW\$01

MOVE RAM->ROM

0002 0003 0036 0001 REF TBW\$01 DATA 1

TA 1 FOR 1 WORDS

Move One-Word Constant into Array

NAME:

REPCON

OBJECTIVE:

Initialize an array in data memory with a constant

ALGORITHM:

Constant → ACC

For number of elements in array,

(ACC) → data memory

CALLING

SEQUENCE:

REPCON constant, array, length

ENTRY

CONDITIONS: $-32768 \le \text{constant} \le 32767$; $0 \le \text{array} + \text{length} \le 143$

CONDITIONS: Array contains constant in each location

PROGRAM

REQUIRED:

MEMORY

DATA

2 - 4 words (+ SETS\$ and

MEMORY

REQUIRED:

0 - 3 words

LAC\$ routines)

STACK


REQUIRED: 2 levels **EXECUTION**

TIME:

(max) 27 + (4 x)

length) cycles

FLOWCHART: REPCON



REPCON

SOURCE:

```
*REPLICATE CONSTANTS
*A IS A CONSTANT
*B IS A MEM LOCATION
*L IS LENGTH TO REPLICATE
REPCON $MACRO A,B,L
       $IF L.V<2
LCAC :A:
SACL :B:,0
                             LOAD CONSTANT
                            SET IT
        $ELSE
       CALL SETS$
REF SETS$
DATA :A:
                             CALL FOR SET MEMORY
                             CONSTANT
                             LENGTH
        DATA :L:
        DATA :B:
                             DESTINATION
        $ENDIF
        $END
```

EXAMPLE 1:

0014	F	REPCON -252,A,10	
0001 0	00B F800	CALL SETS\$	CALL FOR SET MEMORY
0	00C 0000		
0002		REF SETS\$	
0003 0	00D FF04	DATA -252	CONSTANT
0004 0	00E 000A	DATA 10	LENGTH
0005 0	00F 0001	DATA A	DESTINATION

EXAMPLE 2:

0016			RI	EPCON 2,B,1	
0001	LCAC 2			LCAC 2	LOAD CONSTANT
0001	0002	V\$1	EQU	2	
0002 0010	7E02			LACK V\$1	LOAD AC WITH V\$1
0002 0011	5008			SACL B,0	SET IT

Ripple Data Array One Position

NAME:

RIPPLE

OBJECTIVE:

Move each element of array in data memory to next higher location

ALGORITHM:

 $(array element N - 1) \rightarrow array element N$

 $(array element N - 2) \rightarrow array element N - 1$

(array element 2) → array element 3 (array element 1) → array element 2

CALLING

SEQUENCE:

RIPPLE array [,length[,inline]]

ENTRY

CONDITIONS: $0 \le \text{array} + \text{length} \le 143$; inline = any string

EXIT

CONDITIONS: All array elements N contain value of previous location N – 1; AR0 and

AR1 may be overwritten

PROGRAM

MEMORY

REQUIRED: looped - 4 + RIP\$ function

Inline - length words;

(23 words)

STACK

REQUIRED:

2 levels (looped)

DATA

MEMORY


REQUIRED: 3 words

EXECUTION

TIME:

Inline - length

cycles; looped -30 + (4 * length) FLOWCHART: RIPPLE



SOURCE 1:

```
RIPPLE $MACRO A,L,C
       IF (L.V<4)++(C.L\#=0)
       INRIP :A:,:L:
       $ELSE
       CALL RIP$
                        CALL FOR RIPPLE LOOP
       REF RIPS
DATA :L:
                        FOR :L:-1 WORDS
       DATA :A:
                        FROM :A:+:L:-1
       $ENDIF
       $END
```

SOURCE 2:

```
*RIPPLE DOWN ARRAY
*A IS ARRAY LOCATION
*L IS LENGTH OF ARRAY
INRIP SMACRO A,L
$IF L.V>16
        INRIP :A:+16,:L:-16
        $ENDIF
        $IF L.V>15
DMOV :A:+15
        SENDIF
        $IF L.V>14
        DMOV :A:+14
        $ENDIF
        $IF L.V>13
DMOV :A:+13
        $ENDIF
        $IF L.V>12
```

```
DMOV :A:+12
SENDIF
SIF L.V>11
DMOV :A:+11
$ENDIF
$IF L.V>10
DMOV :A:+10
$ENDIF
$IF L.V>9
DMOV :A:+9
$ENDIF
$IF L.V>8
DMOV :A:+8
$ENDIF
$IF L.V>7
DMOV :A:+7
$ENDIF
$IF L.V>6
DMOV :A:+6
$ENDIF
$IF L.V>5
DMOV :A:+5
$ENDIF
$IF L.V>4
DMOV :A:+4
$ENDIF
$IF L.V>3
DMOV :A:+3
SENDIF
$IF L.V>2
DMOV :A:+2
$ENDIF
$IF L.V>1
DMOV :A:+1
$ENDIF
$IF L.V>0
DMOV :A:
SENDIF
```

EXAMPLE 1:

\$END

0007			RIPPLE	А,З
0001			INRIP	А,З
0001	0006	6909	DMOV	A+2
0002	0007	6908	DMOV	A+1
0003	8000	6907	DMOV	Α

EXAMPLE 2:

0009 0001 0009 F800	RIPPLE A,4 CALL RIP\$	CALL FOR RIPPLE LOOP
000A 0000		
0002	REF RIP\$	
0003 000B 0004	DATA 4	FOR 4-1 WORDS
0004 000C 0007	DATA A	FROM A+4-1

EXAMPLE 3:

0011			RIPPLE	A,5,1
0001			INRIP	A,5
0001	000D	690B	DMOV	A+4
0002	000E	690A	DMOV	A+3

RIPPLE RIPPLE

 0003
 000F
 6909
 DMOV
 A+2

 0004
 0010
 6908
 DMOV
 A+1

 0005
 0011
 6907
 DMOV
 A

LASH LASH Macro Instruction

TITLE:

Arithmetic Left Shift

NAME:

LASH

OBJECTIVE:

Move word from one data location to another with an arithmetic left shift

ALGORITHM: (A) * 2shift → B

CALLING

SEQUENCE:

LASH A, B, shift

ENTRY

CONDITIONS: $0 \le A \le 127$; $0 \le B \le 127$; $0 \le \text{shift} < 16$

CONDITIONS: B contains the shifted value of A

PROGRAM

MEMORY

DATA MEMORY

REQUIRED:

2 words

REQUIRED:

None


STACK

EXECUTION

REQUIRED: None TIME:

2 cycles

FLOWCHART: LASH



SOURCE:

*MOVE A TO B (SINGLE-VAR) WITH N (CONST) BIT *LEFT ARITHMETIC SHIFT

LASH \$MACRO A,B,N MOVE WITH LEFT ARITH. SHIFT

LAC :A:,:N:

LOAD :A: LEFT SHIFT

SACL :B:,0

STORE TO :B:

\$END

LASH

EXAMPLE:

0013 0001 0008 2507 0002 0009 5008 LASH A,B,5 LAC A,5 SACL B,0

LOAD A LEFT SHIFT STORE TO B

Arithmetic Right Shift

NAME:

RASH

OBJECTIVE:

Move shifted data from one location to another in data memory

ALGORITHM: (A) * $2 - \text{shift} \rightarrow B$

CALLING

SEQUENCE:

RASH A, B, shift

ENTRY

CONDITIONS: $0 \le A \le 127$; $0 \le B \le 127$; $0 \le \text{shift} < 16$

EXIT

CONDITIONS: B contains shifted value of A

PROGRAM

REQUIRED:

DATA

MEMORY

MEMORY

REQUIRED:

2 words

REQUIRED: None


STACK

None

EXECUTION TIME:

2 cycles

FLOWCHART: RASH



SOURCE:

*MOVE A TO B (SINGLE-VAR) WITH N (CONST) BIT *RIGHT ARITHMETIC SHIFT

RASH \$MACRO A,B,N

MOVE WITH RIGHT ARITH. SHIFT

SACH :B:,0

LAC :A:,16-:N: LOAD :A: RIGHT SHIFT STORE HIGH TO :B:

\$END

RASH

EXAMPLE:

0011

0001 0006 2D07 0002 0007 5808

RASH A,B,3 LAC A,16-3 SACH B,0

LOAD A RIGHT SHIFT STORE HIGH TO B

RLSH

Macro Instruction

RLSH

TITLE:

Right Logical Shift

NAME:

RLSH

OBJECTIVE:

Move right-shifted data from one location to another in data memory

ALGORITHM: [(A) * 2 - shift] and $[2^{16} - shift - 1] \rightarrow B$

CALLING

SEQUENCE:

RLSH A, B, shift

ENTRY

CONDITIONS: $0 \le A \le 127$; $0 \le B \le 127$; $0 \le \text{shift} < 16$

EXIT

CONDITIONS: B contains shifted value of A

PROGRAM

MEMORY

DATA **MEMORY**

REQUIRED:

6 words


REQUIRED: 1 word

STACK

EXECUTION

REQUIRED: None TIME: 6 cycles

FLOWCHART: RLSH



SOURCE:

*MOVE A TO B (SINGLE VAR) WITH N (CONST) BIT *RIGHT LOGICAL SHIFT

RLSH \$MACRO A,B,N MOVE WITH RIGHT LOGICAL SHIFT

LAC :A:,16-:N: SACH :B:,0

LOAD, RIGHT SHIFT SAVE HIGH PART

RLSH

RLSH

LAC MINUS,16-:N: GET MASK
NOT
AND :B: APPLY MASK
SACL :B:,0 STORE BACK TO :B:
\$END

EXAMPLE:

0011 0001 0006 21 0002 0007 58 0003 0008 21 0004	808 SACH	A,16-3	LOAD, RIGHT SHIFT SAVE HIGH PART GET MASK
0001 0009 78 0005 000A 79 0006 000B 50	908 AND	В	INVERT APPLY MASK STORE BACK TO B

Double-Word Arithmetic Left Shift

NAME:

LASX

OBJECTIVE:

Move double word from one data location to another in data memory with

left shift

ALGORITHM: $(A:A + 1) * 2shift \rightarrow B:B + 1$

CALLING

SEQUENCE:

LASX A,B,shift

ENTRY

CONDITIONS: $0 \le A \le 126$; $0 \le B \le 126$; $0 \le \text{shift} < 16$

EXIT

CONDITIONS: B:B + 1 contains shifted value of A:A + 1

PROGRAM

REQUIRED:

MEMORY REQUIRED:

8 words

None

DATA

MEMORY

REQUIRED:

STACK


EXECUTION

TIME:

8 cycles

1 word

FLOWCHART: LASX



F

SOURCE:

*MOVE A TO B (DOUBLE VAR) WITH N (CONST) BIT *LEFT ARITHMETIC SHIFT LASX \$MACRO A,B,N MOVE DOUBLE WITH ARITH. SHIFT LOAD LOW, SHIFT LEFT SAVE IN LOW SAVE HIGH OVERFLOW LAC :A:+1,:N: SACL :B:+1,0 SACH :B:,0 LAC MINUS,:N: GET MASK NOT AND TAKE SIGNIFICANT BITS ADD :A:,:N: ADD IN SHIFT HIGH PART SACL :B:,0 SAVE HIGH \$END

EXAMPLE:

0011	LASX A,B,3	
0001 0006 2308	LAC A+1,3	LOAD LOW, SHIFT LEFT
0002 0007 500A	SACL B+1,0	SAVE IN LOW
0003 0008 5809	SACH B,0	SAVE HIGH OVERFLOW
0004 0009 2305"	LAC MINUS,3	GET MASK
0005	NOT	
0001 000A 7805"	XOR MINUS	INVERT
0006 000B 7909	AND B	TAKE SIGNIFICANT BITS
0007 000C 0307	ADD A,3	ADD IN SHIFT HIGH PART
0008 000D 5009	SACL B, 0	SAVE HIGH

Double-Word Arithmetic Right Shift

NAME:

RASX

OBJECTIVE:

Move shifted double word from one location to another in data memory

ALGORITHM:

 $(A:A + 1) * 2shift \rightarrow B:B + 1$

CALLING

SEQUENCE:

RASX A, B, shift

ENTRY

CONDITIONS: $0 \le A \le 126$; $0 \le B \le 126$; $0 \le \text{shift} < 16$

CONDITIONS: Double word at B contains shifted value of double word at A

PROGRAM

DATA

MEMORY

MEMORY

REQUIRED:

REQUIRED:

10 words

REQUIRED: 1 word

STACK


None

EXECUTION

TIME:

10 cycles

FLOWCHART: RASX



SOURCE:

*MOVE A TO B (DOUBLE VAR) WITH N (CONST) BIT *RIGHT ARITHMETIC SHIFT

RASX \$MACRO A,B,N

MOVE DOUBLE WITH ARITH. SHIFT

RLSH :A:+1,:B:+1,:N:

LAC :A:,16-:N: LOAD HIGH, RIGHT SHIFT SACH :B:,0 SAVE IN :B: HIGH SAVE IN :B: HIGH COMBINE WITH :B: LOW OR :B:+1 SACL :B:+1,0

SAVE BACK

\$END

EXAMPLE:

0011 0001	RASX A,B,3 RLSH A+1,B+1,3	
0001 0006 2D08		LOAD, RIGHT SHIFT
0002 0007 580A	SACH B+1,0	SAVE HIGH PART
0003 0008 2D03"	LAC MINUS.16-3	GET MASK
0004	NOT	
0001 0009 7803	XOR MINUS	INVERT
0005 000A 790A	AND B+1	APPLY MASK
0006 000B 500A	SACL B+1,0	STORE BACK TO B+1
0002 000C 2D07	LAC A,16-3	LOAD HIGH, RIGHT SHIFT
0003 000D 5809	SACH B,0	SAVE IN B HIGH
0004 000E 7A0A	OR B+1	COMBINE WITH B LOW
0005 000F 500A	SACL B+1,0	SAVE BACK

Double-Word Logical Right Shift

NAME:

RLSX

OBJECTIVE:

Move right-shifted double word from one location to another in data

memory

ALGORITHM: [(A:A + 1) * 2 - shift].and. $[2^{16} - shift - 1] \rightarrow B:B + 1$

CALLING

SEQUENCE:

RLSX A,B,shift

ENTRY

CONDITIONS: $0 \le A \le 126$; $0 \le B \le 126$; $0 \le \text{shift} < 16$

EXIT

CONDITIONS: Double word at B contains shifted value of double word at A

PROGRAM

MEMORY

DATA

MEMORY

REQUIRED:

14 words

REQUIRED:


1 word

STACK

REQUIRED: • None **EXECUTION** TIME:

14 cycles

FLOWCHART: RLSX



SOURCE:

```
*MOVE A TO B (DOUBLE VAR) WITH N(CONST) BIT
*RIGHT LOGICAL SHIFT
RLSX $MACRO A,B,N
                       MOVE DOUBLE WITH LOGICAL SHIFT
      RLSH :A:+1,:B:+1,:N: SHIFT RIGHT LOWER
      LAC :A:,16-:N: GET UPPER (RIGHT SHIFT)
      SACH :B:,0
                        SAVE IN :B: HIGH
      OR
          :B:+1
                        COMBINE LOW PARTS
      SACL :B:+1,0 SAVE IN :B: LOW LAC MINUS,16-:N: GET MASK
      тои
      AND
                        MASK HIGH :B:
          :B:
      SACL :B:,0
                        SAVE BACK IN :B:
      $END
```

EXAMPLE:

0001 RLSH 0001 0006 2D08 LAC 0002 0007 580A SAC	C A+1,16-3 CH B+1,0 C MINUS,16-3	SAVE HIGH PART
0001 0009 7805" XC	OR MINUS	INVERT
0005 000A 790A ANI) B+1	APPLY MASK
0006 000B 500A SAG	CL B+1,0	STORE BACK TO B+1
0002 000C 2D07 LAC	A,16-3	GET UPPER (RIGHT SHIFT)
0003 000D 5809 SACE	I B,0	SAVE IN B HIGH
0004 000E 7A0A OR	B+1	COMBINE LOW PARTS
0005 000F 500A SACI	L B+1,0	SAVE IN B LOW
0006 0010 2D05" LAC	MINUS,16-3	GET MASK
0007 NOT		
0001 0011 7805" XOF	R MINUS	INVERT
0008 0012 7909 AND	В	MASK HIGH B
0009 0013 5009 SACI	L B,0	SAVE BACK IN B

ACTAR

Macro Instruction

ACTAR

TITLE:

Move Accumulator to Auxiliary Register

NAME:

ACTAR

OBJECTIVE:

Pass data word to named auxiliary register from accumulator

ALGORITHM: (ACC) → temp (XR0)

 $(temp) \rightarrow AR$

CALLING

SEQUENCE:

ACTAR AR [,TEMP]

ENTRY

CONDITIONS: AR = $0,1; 0 \le TEMP \le 127$

EXIT

CONDITIONS: Accumulator stored in auxiliary register;

ARP now points to auxiliary register specified

PROGRAM

MEMORY

DATA

MEMORY REQUIRED:

1 word

REQUIRED:

STACK

3 words

EXECUTION


REQUIRED:

None

TIME:

3 cycles

FLOWCHART: ACTAR



SOURCE:

*MOVE AC TO AR

*

ACTAR \$MACRO A,T

\$IF T.L=0

\$ASSIGN XRO AS TEMP

\$ASG 'XRO' TO T.S

\$ENDIF

\$ACL :T:,0

LAR :A:,:T:

LARP :A:

LOAD AR POINTER

EXAMPLE 1:

\$END

 0013
 ACTAR ARO

 0001 0009 5004"
 SACL XRO, O
 STORE AC TO XRO

 0002 000A 3804"
 LAR ARO, XRO
 RE-LOAD ARO

 0003 000B 6880
 LARP ARO
 LOAD AR POINTER

EXAMPLE 2:

0015 ACTAR 0,C 0001 000C 5000" SACL C,0 STORE AC TO C 0002 000D 3800" LAR 0,C RE-LOAD 0 0003 000E 6880 LARP 0 LOAD AR POINTER

Move Auxiliary Register to Accumulator

NAME:

ARTAC

OBJECTIVE:

Load data from auxiliary register into accumulator

ALGORITHM:

(AR) → temp

(temp) → ACC

CALLING

SEQUENCE:

ARTAC AR [,TEMP]

ENTRY

CONDITIONS: AR = $0,1; 0 \le TEMP \le 127$

EXIT

CONDITIONS: Accumulator contains same value as auxiliary register

PROGRAM

MEMORY

DATA

REQUIRED:

2 words

MEMORY REQUIRED:

1 word

STACK

EXECUTION


REQUIRED:

None

TIME:

2 cycles

FLOWCHART: ARTAC



SOURCE:

*COPY AR TO AC

ARTAC \$MACRO A,T

USE XRO AS TEMP

\$IF T.L=0 \$ASG 'XRO' TO T.S

\$ENDIF

SAR :A:,:T: LAC :T:,0 SAVE :A:

LOAD INTO AC

\$END

EXAMPLE 1:

0013 ARTAC ARO

0001 0008 3004" SAR ARO,XRO SAVE ARO

0002 0009 2004" LAC XR0,0 LOAD INTO AC

EXAMPLE 2:

*** 0014

ARTAC 0,C 0015

0001 000A 3000" SAR 0,C SAVE 0

LAC C,0 0002 000B 2000" LOAD INTO AC

Add Variable to Auxiliary Register

NAME:

ADAR

OBJECTIVE:

Add data word to named auxiliary register

ALGORITHM:

(AR) + (dma) → ACC

(ACC) → AR

CALLING

SEQUENCE:

ADAR AR, B [,TEMP]

ENTRY

CONDITIONS: AR = 0,1; $0 \le B \le 127$; $0 \le TEMP \le 127$

CONDITIONS: Sum of memory location and auxiliary register is stored in named auxiliary

register

PROGRAM

MEMORY

DATA

MEMORY

REQUIRED:

5 - 7 words (plus LDAC\$

routine)

REQUIRED:

2 words

STACK

REQUIRED:


EXECUTION

0 - 2 levels

TIME:

5 - 17 cycles

FLOWCHART: ADAR



SOURCE:

```
*ADD TO AR
ADAR $MACRO A,B,T
      SIF T.L=0 U
SASG 'XR1' TO T.S
                       USE XR1 AS TEMP
      SENDIF
      SAR :A:,:T:
SIF B.SA&SUNDF
                         STORE :A:
      LCAC :B:
                         LOAD CONST :B: INTO AC
      $ELSE
      LAC :B:,0
                         LOAD VAR :B: INTO AC
      $ENDIF
      ADD :T:,0
SACL :T:,0
                         ADD TEMP :T: TO AC
                         STORE :T:
      LAR :A:,:T:
                         LOAD BACK INTO :A:
      $END
```

EXAMPLE 1:

0007		ADAR A,3	
0001 0006	3103"	SAR A,XR1	STORE A
0002		LCAC 3	LOAD CONSTANT 3 INTO AC
0001	0003 V\$1	EQU 3	
0002 0007	7E03	LACK V\$1	LOAD AC WITH V\$1
0003 0008	0003"	ADD XR1,0	ADD TEMP XR1 TO AC
0004 0009	5003"	SACL XR1,0	STORE XR1
0005 000A	3903"	LAR A,XR1	LOAD BACK INTO A

EXAMPLE 2:

0009	ADAR ARO,C,B	
0001 000B 3008	SAR ARO,B	STORE ARO
0002 000C 2004"	LAC C,O	LOAD VARIABLE C INTO AC
8000 d000 8000	ADD B,O	ADD TEMP B TO AC
0004 000E 5008	SACL B,0	STORE B
0005 000F 3808	LAR ARO,B	LOAD BACK INTO ARO

EXAMPLE 3:

0011	ADAR O,D	
0001 0010 3003"	SAR 0,XR1	STORE 0
0002 0011 2005"	LAC D,O	LOAD VARIABLE D INTO AC
0003 0012 0003"	ADD XR1,0	ADD TEMP XR1 TO AC
0004 0013 5003"	SACL XR1,0	STORE XR1
0005 0014 3803"	LAR 0,XR1	LOAD BACK INTO 0

TITLE: Subtract Variable from Auxiliary Register

NAME: SBAR

OBJECTIVE: Subtract data word from named auxiliary register

ALGORITHM: (ACAR) - (dma) → ACC

(ACC) → AR

CALLING

SEQUENCE: SBAR AR, B [,TEMP]

ENTRY

CONDITIONS: AR = 0,1; $0 \le B \le 127$; $0 \le TEMP \le 127$

EXIT

CONDITIONS: Difference between memory location and auxiliary regi ster is stored in

named auxiliary register


PROGRAM DATA

MEMORY MEMORY

REQUIRED: 5 - 7 words (plus LDAC\$ routine) **REQUIRED**: 2 words

STACK EXECUTION

REQUIRED: 0 - 2 levels TIME: 5 - 17 cycles



SOURCE:

```
*SUB FROM AR
*A IS AR1 OR AR0
*B IS CONST OR VAR
SBAR
       $MACRO A,B,T
       $IF T.L=0
                        ASSIGN TEMP
       $ASG 'XR1' TO T.S
       $ENDIF
       SAR :A:,:T:
$IF B.SA&$UNDF
                         SAVE :A:
       $ASG -B.V TO B.V
       LCAC :B.V:
                         LOAD -: B: VALUE
       ADD :T:,0
                         ADD :T: VALUE
       $ELSE
       LAC :T:,0
                        LOAD :T:
       SUB :B:,0
                         SUB :B: VALUE
```

SENDIF
SACL :T:,0
LAR :A:,:T:
SEND

RESTORE RELOAD :A:

EXAMPLE 1:

0007 0001 0006 0002	3103"	SBAR AR1,3 SAR AR1,XR1 LCAC -3	SAVE AR1 LOAD -3 VALUE
0001	FFFD V\$1	EQU -3	
0002 0007	F800	CALL LDAC\$	LOAD AC WITH:
8000	0000		
0003		REF LDAC\$	
0004 0009	FFFD	DATA V\$1	V\$1
0003 000A	0003"	ADD XR1,0	ADD XR1 VALUE
0004 000B	5003"	SACL XR1,0	RESTORE
0005 000C	3903"	LAR AR1,XR1	RELOAD AR1

EXAMPLE 2:

0009			SBAR	ARO,C,B	
0001	000D	3008	SAR	ARO,B	SAVE ARO
0002	000E	2008		B,0	LOAD B
0003	000F	1004"	SUB	C,0	SUB C VALUE
0004	0010	5008	SACI	. В,О	RESTORE
0005	0011	3808	LAR	ARO,B	RELOAD ARO

EXAMPLE 3:

0011			SBAR	0,D	
0001	0012	3003"	SAR	0,XR1	SAVE 0
0002	0013	2003"	LAC X	R1,0	LOAD XR1
0003	0014	1005"	SUB D	0,0	SUB D VALUE
0004	0015	5003"	SACL	XR1,0	RESTORE
0005	0016	3803"	LAR	0,XR1	RELOAD O

DEC

Macro Instruction

DEC

TITLE: Decrement Word

NAME: DEC

OBJECTIVE: Decrement word or accumulator

ALGORITHM: DEC - causes→ (ACC) - 1 → ACC

DEC A - causes \rightarrow (A) - 1 \rightarrow (A)

DEC ,AR - causes \rightarrow (AR) - 1 \rightarrow AR

CALLING

SEQUENCE: DEC [A][,AR]

ENTRY

CONDITIONS: $0 \le A \le 127$; AR = 0,1

EXIT

CONDITIONS: Specified word or auxiliary register is decremented; auxiliary register

pointer will point to specified auxiliary register

PROGRAM DATA


MEMORY MEMORY

REQUIRED: 1 - 3 words **REQUIRED**: 1 word

STACK EXECUTION

REQUIRED: None TIME: 1-3 cycles

FLOWCHART: DEC



SOURCE:

*DECREMENT THE ACCUMULATOR, AN AUXILIARY *REGISTER, OR MEMORY * DEC DECREMENT \$MACRO A,B \$IF A.L=0 \$IF B.L=0 SUB ONE,0 DECREMENT AC \$ELSE LARP :B: MAR *-LOAD ARP WITH :B: DECREMENT \$ENDIF \$ELSE LAC :A:,0 SUB ONE,0 LOAD :A: DECREMENT SACL :A:,0 SAVE :A: \$ENDIF \$END

EXAMPLE 1:

0007		DEC	A	
0001 0006	2001	LAC	A,0	LOAD A
0002 0007	1000"	SUB	ONE,0	DECREMENT
0003 0008	5001	SACL	A,0	SAVE A

EXAMPLE 2:

0009		DEC	, A	
0001 0009	6881	LARP	A	LOAD ARP WITH A
0002 000A	6898	MAR	* -	DECREMENT

EXAMPLE 3:

0011	DEC				
0001 000B 1000"	SUB	ONE,0	DECREMENT THE ACCUMULATOR	,0 DECREMENT	R

EXAMPLE 4:

0015	DEC ,ARO	
0001 000F 6880	LARP ARO	LOAD ARP WITH ARO
0002 0010 6898	MAR *-	DECREMENT

Increment Word

NAME:

INC

OBJECTIVE:

Increment word or accumulator

ALGORITHM:

INC A - causes
$$\rightarrow$$
 (A) + 1 \rightarrow (A)

INC ,AR – causes
$$\rightarrow$$
 (AR) + 1 \rightarrow AR

CALLING

SEQUENCE:

INC [A][,AR]

ENTRY

CONDITIONS: $0 \le A \le 127$; AR = 0,1

EXIT

CONDITIONS: Specified word or auxiliary register is incremented; auxiliary register

pointer specifies the named auxiliary register

PROGRAM

DATA **MEMORY**

MEMORY REQUIRED:

1 - 3 words


REQUIRED: 1 word

STACK

EXECUTION

REQUIRED: None TIME: 1 - 3 cycle

FLOWCHART: INC



SOURCE:

*INCREMENT AC, AR, OR MEM INC \$MACRO A,B INCREMENT \$IF A.L=0 \$IF B.L=0 ADD ONE,0 INCREMENT AC \$ELSE LARP :B: MAR *+ LOAD ARP WITH :B: INCREMENT \$ENDIF \$ELSE LAC :A:,0 ADD ONE,0 LOAD :A: INCREMENT SACL :A:,0 SAVE :A: \$ENDIF \$END

EXAMPLE 1:

0007			INC	A	
0001	0006	2001	LAC	A,0	LOAD A
0002	0007	0000"	ADD	ONE,0	INCREMENT
0003	8000	5001	SACL	A,0	SAVE A

EXAMPLE 2:

0009		INC	,AR1				
0001 0009 6	6881	LARP	AR1	LOAD	ARP	WITH	AR1
0002 000A 6	8A8	MAR	*+	INCR	EMEN	Γ	

EXAMPLE 3:

0011		INC		
0001 000B	0000"	ADD	ONE,0	INCREMENT

EXAMPLE 4:

0015	INC ,ARO	
0001 000F 6880	LARP ARO	LOAD ARP WITH ARO
0002 0010 68A8	MAR *+	INCREMENT

Compare Two Words

NAME:

CMP

OBJECTIVE:

Load word into accumulator; then subtract the other word, allowing

comparison

ALGORITHM:

CMPX A,B - causes \rightarrow (A) - (B) \rightarrow ACC

CALLING

SEQUENCE:

CMP $\{A,*,*-,*+\},\{B,*,*-,*+\}$

ENTRY

CONDITIONS: $0 \le A \le 127$; $0 \le B \le 127$

EXIT

CONDITIONS: Accumulator contains value of second word subtracted from the first

word; auxiliary register is updated if necessary

PROGRAM

REQUIRED:

MEMORY

2 words

DATA

MEMORY

REQUIRED: None


STACK

EXECUTION

REQUIRED: None TIME:

2 cycles

FLOWCHART: CMP



SOURCE:

*COMPARE A TO B

CMP \$MACRO

A,B LAC :A:,0

COMPARE LOAD :A:

SUB :B:,0 SUBTRACT :B:

SEND

EXAMPLE 1:

EXAMILE 1.			
0007 0001 0006 2001 0002 0007 1008	CMP A LAC A, SUB B,	•	LOAD A SUBTRACT B
EXAMPLE 2:			
0009 0001 0008 2088 0002 0009 1008	CMP * LAC *, SUB B,		LOAD * SUBTRACT B
EXAMPLE 3:			
0011 0001 000A 2004" 0002 000B 10A8	LAC C,	, -	LOAD C SUBTRACT *+
EXAMPLE 4:			
0013 0001 000C 2088 0002 000D 1088	LAC *,	,	LOAD * SUBTRACT *

Test Word

NAME:

TST

OBJECTIVE:

Load word into accumulator, allowing comparison with zero

ALGORITHM: (A) → ACC

CALLING

SEQUENCE:

TST {A,*,*-,*+}

ENTRY

CONDITIONS: $0 \le A \le 127$

EXIT

CONDITIONS: Accumulator contains value of word

PROGRAMM

DATA MEMORY

MEMORY REQUIRED:

1 word **REQUIRED:**

STACK

EXECUTION

REQUIRED:


TIME:

None

1 cycle

None

FLOWCHART: TST



SOURCE:

*TEST SINGLE VAR

TST SMACRO A COMPARE TO ZERO

LAC :A:,0

\$END

LOAD IT

EXAMPLE 1:

0007

TST Α

0001 0006 2001

LAC A,0

LOAD IT

0009 0001 0007 2088

TST LAC *,0 LOAD IT

EXAMPLE 3:

0011 0001 0008 2004" TST С LAC C,0

LOAD IT

EXAMPLE 4:

0013

0001 0009 20A8

TST *+ LAC *+,0

LOAD IT

Boolean Not

NAME:

NOT

OBJECTIVE:

Calculate one's complement of accumulator or data word

ALGORITHM: (A) .XOR. $-1 \rightarrow A$

CALLING

SEQUENCE:

NOT [A]

ENTRY

CONDITIONS: $0 \le A \le 127$

EXIT

CONDITIONS: A (accumulator) contains one's complement of previous value

PROGRAM

MEMORY

REQUIRED:

REQUIRED: 3 words **DATA MEMORY**

REQUIRED:

1 word

STACK


None

EXECUTION

TIME:

1 - 3 cycles

FLOWCHART: NOT



NOT NOT

SOURCE:

*NOT AC OR WORD A

*

NOT \$MACRO A \$IF A.L#=0 LAC :A:,0 XOR MINUS SACL :A:,0

LOAD AC INVERT RESTORE

INVERT

\$ELSE

XOR MINUS \$ENDIF \$END

INVERT

EXAMPLE 1:

0011

NOT

0001 0006 7803"

XOR MINUS

INVERT

EXAMPLE 2:

0017

NOT C

0001 000D 2000" 0002 000E 7803" 0003 000F 5000" LAC C,0 XOR MINUS SACL C,0

LOAD AC INVERT RESTORE

Arithmetic Negation

NAME:

NEG

OBJECTIVE:

Find negative value of argument

ALGORITHM:

 $-(A) \rightarrow A$

CALLING

SEQUENCE:

NEG A

ENTRY

CONDITIONS: $0 \le A \le 127$

EXIT

CONDITIONS: Data word A contains the negative of its previous value

PROGRAM

MEMORY

DATA

MEMORY

REQUIRED:

REQUIRED: 3 words

STACK

EXECUTION

REQUIRED:


None

TIME:

3 cycles

None

FLOWCHART: NEG



SOURCE:

*NEGATE VAR A

NEG

SMACRO A ZAC

ZERO AC SUBTRACT :A: RESTORE

NEGATE

SUB :A:,0 SACL :A:,0

\$END

7-83

NEG NEG

EXAMPLE:

 0015
 NEG D

 0001 000C 7F89
 ZAC
 ZERO AC

 0002 000D 1001"
 SUB D,0
 SUBTRACT D

 0003 000E 5001"
 SACL D,0
 RESTORE

Clear Bits in Data Word

NAME:

BIC

OBJECTIVE:

Clear bits in data word specified by one bit in mask

ALGORITHM: (data) .AND. .NOT. (mask) → data

CALLING

SEQUENCE:

BIC mask, data

ENTRY

CONDITIONS: $0 \le \text{mask} \le 127$; $0 \le \text{data} \le 127$

EXIT

CONDITIONS: Data word contains initial value with specified bits cleared

PROGRAM

MEMORY REQUIRED:

4 words

STACK

REQUIRED:

None

DATA

MEMORY

REQUIRED:


1 word

EXECUTION

TIME:

4 cycles

FLOWCHART: BIC



SOURCE:

*BIT CLEAR - CLEAR BITS IN B WHERE A HAS ZEROS

BIC \$MACRO A,B

LAC :A:,0

BIT CLEAR LOAD :A:

		DIC
XOR MINUS AND :B: SACL :B:,0 \$END	INVERT MASK AND :B: SAVE RESULT IN :B:	
EXAMPLE 1:		
0014 0001 000A 2008 0002 000B 7803" 0003 000C 7901 0004 000D 5001	BIC B,A LAC B,O LOAD B XOR MINUS INVERT MASK AND A AND A SACL A,O SAVE RESULT IN A	
EXAMPLE 2:		
0016 0001 000E 2001" 0002 000F 7803" 0003 0010 7900" 0004 0011 5000"	BIC D,C LAC D,O LOAD D XOR MINUS INVERT MASK AND C AND C SACL C,O SAVE RESULT IN C	
EXAMPLE 3:		
0018 0001 0012 2001" 0002 0013 7803" 0003 0014 7901 0004 0015 5001	BIC D,A LAC D,O LOAD D XOR MINUS INVERT MASK AND A AND A SACL A,O SAVE RESULT IN A	

Set Bits in Data Word

NAME:

BIS

OBJECTIVE:

Set bits in data word specified by one bit in mask

ALGORITHM:

(data) .OR. (mask) → data

CALLING

SEQUENCE:

BIS mask, data

ENTRY

CONDITIONS: $0 \le \text{mask} \le 127$; $0 \le \text{data} \le 127$

EXIT

CONDITIONS: Data word contains initial value with specified bits set

PROGRAM

DATA MEMORY

MEMORY REQUIRED:

REQUIRED:

EXECUTION

3 words

STACK REQUIRED:


None

TIME:

3 cycles

None

FLOWCHART: BIS



SOURCE:

*SET BITS IN B CORRESPONDING TO ONES IN A

BIS

\$MACRO A,B BIT SET

LAC :A:,0 LOAD :A:

OR :B: SACL :B:,0 OR WITH :B: SAVE BACK TO :A:

\$END

EXAMPLE 1:

0014	BIS B,A	
0001 000A 2008	LAC B,0	LOAD B
0002 000B 7A01	OR A	OR WITH A
0003 000C 5001	SACL A,O	SAVE BACK TO B
EXAMPLE 2:		

E

0016			BIS	D,C	
0001	000D	2001"	LAC	D,0	LOAD D
0002	000E	7A00"	OR	С	OR WITH C
0003	000F	5000"	SACL	C,0	SAVE BACK TO D

Test Bits in Data Word

NAME:

BIT

OBJECTIVE:

Test bits in data word specified by one bit in mask

ALGORITHM: (data) .AND. (mask) → ACC

CALLING

SEQUENCE:

BIT mask, data

ENTRY

CONDITIONS: $0 \le \text{mask} \le 127$; $0 \le \text{data} \le 127$

EXIT

CONDITIONS: ACC contains zero if no bits of mask are set in data word: any bits masked

that are set in data word will be set in ACC

PROGRAM


DATA MEMORY MEMORY

REQUIRED: 2 words **REQUIRED:** None

STACK **EXECUTION**

REQUIRED: None TIME: 2 cycles

FLOWCHART: BIT



SOURCE:

*BIT TEST - BITS IN B TESTED BY MASK IN A

BIT

BIT TEST \$MACRO A,B LOAD :A:, MASK LAC :A:,0 AND :B: AND WITH :B:

\$END

BIT

EXAMPLE:

0014 0001 000A 2008 0002 000B 7901 BIT B,A LAC B,O AND A

LOAD B, MASK AND WITH A

Clear Single Bit in Data Word

NAME:

SBIC

OBJECTIVE:

Clear bit in data word specified by bit position argument

ALGORITHM:

(A) .AND. .NOT. $2^{bit} \rightarrow (A)$

CALLING

SEQUENCE:

SBIC bit, A

ENTRY

CONDITIONS: $0 \le A \le 127$; $0 \le bit \le 15$

EXIT

CONDITIONS: A contains initial value with specified bit cleared

PROGRAM

MEMORY

REQUIRED:

4 words

STACK

REQUIRED: None DATA

MEMORY

REQUIRED:


2 words

EXECUTION

TIME:

4 cycles

FLOWCHART: SBIC



SOURCE:

*BIC A SELECTED BIT *A IS BIT NUMBER *B IS VAR *

SBIC \$MACRO A,B
LAC ONE,:A:
XOR MINUS
AND :B:
SACL :B:,0

\$END

SINGLE BIT CLEAR GET SELECT BIT INVERT MASK AND :B: STORE TO :B:

EXAMPLE 1:

0012			SBIC	B,C	
0001	000A	2802"	LAC	ONE,B	GET SELECT BIT
0002	000B	7803"	XOR	MINUS	INVERT MASK
0003	000C	7900"	AND	C	AND C
0004	000D	5000"	SACL	C,0	STORE TO C

EXAMPLE 2:

0014		SBIC	3,D		
0001 00	OE 2302"	LAC	ONE,3	GET SELECT B	ΙΤ
0002 00	OF 7803"	XOR	MINUS	INVERT MASK	
0003 00	10 7901"	AND	D	AND D	
0004 00	11 5001"	SACL	D,0	STORE TO D	

EXAMPLE 3:

0016	SBIC	12,B	
0001 0012 2C	02" LAC	ONE,12	GET SELECT BIT
0002 0013 78	03" XOR	MINUS	INVERT MASK
0003 0014 79	O8 AND	В	AND B
0004 0015 50	08 SACL	B,0	STORE TO B

Set Single Bit in Data Word

NAME:

SBIS

OBJECTIVE:

Set bit in data word specified by bit position argument

ALGORITHM:

(data) .OR. 2bit → data

CALLING

SEQUENCE: SBIS bit, A

ENTRY

CONDITIONS: $0 \le A \le 127$; $0 \le bit \le 15$

EXIT

CONDITIONS: A contains initial value with specified bit set

PROGRAM

MEMORY REQUIRED:

3 words

DATA

MEMORY

REQUIRED:

1 word

STACK


EXECUTION

REQUIRED:

None

TIME: 3 cycles

FLOWCHART: SBIS



SOURCE:

*SET SELECTED BIT *A IS BIT NUMBER

*B IS VAR

SBIS

\$MACRO A,B LAC ONE,:A: OR :B:

SACL :B:,0

SET TO :B: RESTORE

SINGLE BIT SET

GET SELECT BIT

\$END

EXAMPLE 1:

0012 0001 0009 2802" 0002 000A 7A00" 0003 000B 5000"	SBIS B,C LAC ONE,B OR C SACL C,0	GET SELECT BIT SET TO C RESTORE
EXAMPLE 2:		
0014 0001 000C 2302" 0002 000D 7A01" 0003 000E 5001"	SBIS 3,D LAC ONE,3 OR D SACL D,0	GET SELECT BIT SET TO D RESTORE

EXAMPLE 3:

0016			SBIS	12,B	
0001	000F	2C02"	LAC	ONE,12	GET SELECT BIT
0002	0010	7A08	OR	В	SET TO B
0003	0011	5008	SACL	B,0	RESTORE
0003	0011	300 0	DITCL	<i>D</i> , 0	RESTORE

Test Single Bit in Data Word

NAME:

SBIT

OBJECTIVE:

Test bit in data word specified by bit position argument

ALGORITHM: data .AND. 2bit → ACC

CALLING

SEQUENCE:

SBIT bit, A

ENTRY

CONDITIONS: $0 \le A \le 127$; $0 \le bit \le 15$

EXIT

CONDITIONS: ACC contains zero if specified bit is cleared, non-zero else

PROGRAM

MEMORY REQUIRED:

2 words

DATA **MEMORY**

REQUIRED:

1 word


STACK

EXECUTION

REQUIRED: None

TIME: 2 cycles

FLOWCHART: SBIT



SOURCE:

*TEST SELECTED BIT *A IS BIT NUMBER *B IS VAR TO TEST

SBIT \$MACRO A,B

LAC ONE,:A: AND :B:

\$END

SINGLE BIT TEST GET BIT :A:

TEST FOR IT

SBIT SBIT

EXAMPLE:

0014 0001 000A 2302" 0002 000B 7901"

3,D ONE,3 SBIT LAC

AND D

GET BIT 3 TEST FOR IT DECX
Macro Instruction
DECX

TITLE: Double-Word Decrement

NAME: DECX

OBJECTIVE: Decrement double word or accumulator

ALGORITHM: DECX * - causes \rightarrow (@AR:@AR + 1) - 1 \rightarrow @AR:@AR + 1

DECX * - - causes \rightarrow (@AR - 1:@AR) - 1 \rightarrow @AR - 1:@AR

 $(AR) - 2 \rightarrow AR$

DECX * + - causes \rightarrow (@AR:AR:@AR + 1) - 1 \rightarrow @AR:@AR + 1

 $(AR) + 2 \rightarrow AR$

DECX A - causes \rightarrow $(A:A+1) - 1 \rightarrow A:A+1$

DECX - causes \rightarrow (ACC) - 1 \rightarrow ACC

CALLING

SEQUENCE: DECX [A,*,*-,*+]

ENTRY

CONDITIONS: $0 \le A \le 127$

EXIT

CONDITIONS: Specified double word is decremented;

auxiliary register is updated as necessary

PROGRAM DATA


MEMORY MEMORY

REQUIRED: 1 - 5 words **REQUIRED:** 1 word

STACK EXECUTION

REQUIRED: None TIME: 1-5 cycles

FLOWCHART: DECX



SOURCE:

```
*DECREMENT DOUBLE
                              DECREMENT DOUBLE
DECX
        $MACRO A
        $VAR ST, SP, SM
        $ASG '*+' TO SP.S
        $ASG '*-' TO SM.S
$ASG '*' TO ST.S
$IF A.L=0
SUB ONE,0
                              DECREMENT AC
        $ELSE
        $IF A.SV=SM.SV
        ZALS *-
ADDH *+
                              LOAD '*-'
         SUB ONE,0
SACX *-
                               DECREMENT
                               SAVE '*-'
         $ELSE
         $IF A.SV=SP.SV
                               LOAD '*'
         LDAX *
         SUB ONE,0
                              DECREMENT
         SACX *+
                               SAVE '*+'
```

DECX

\$ELSE	
\$IF A.SV=ST.SV	
LDAX *	LOAD '*'
SUB ONE, 0	DECREMENT
SACX *	SAVE '*'
\$ELSE	
LDAX :A:	LOAD :A:
SUB ONE,0	DECREMENT
SACX :A:	SAVE :A:
\$ENDIF	
SEND	

EXAMPLE 1:

0011			DECX A	
0001			LDAX A	LOAD A
0001	0006	6507	ZALH A	LOAD HIGH A
0002	0007	6108	ADDS A+1	LOAD LOW A
0002	8000	1004"	SUB ONE, O	DECREMENT
0003			SACX A	SAVE A
0001	0009	5807	SACH A,0	STORE HIGH
0002	A000	5008	SACL A+1,0	STORE LOW

EXAMPLE 2:

0013			DECX *	
0001			LDAX *	LOAD '*'
0001	000B	65A8	ZALH *+	LOAD HIGH
0002	000C	6198	ADDS *-	LOAD LOW '*'
0002	000D	1004"	SUB ONE,0	DECREMENT
0003			SACX *	SAVE '*'
0001	000E	58A8	SACH *+,0	STORE HIGH
0002	000F	5098	SACL *-,0	STORE LOW

EXAMPLE 3:

0015			DECX *-	
0001	0010	6698	ZALS *-	
0002	0011	60A8	ADDH *+	LOAD '*-'
0003	0012	1004"	SUB ONE, O	DECREMENT
0004			SACX *-	SAVE '*-'
0001	0013	5098	SACL *-,0	STORE LOW
0002	0014	5898	SACH *-,0	STORE HIGH

EXAMPLE 4:

0017			DECX *+	
0001			LDAX *	LOAD '*'
0001	0015	65A8	ZALH *+	LOAD HIGH
0002	0016	6198	ADDS *-	LOAD LOW '*'
0002	0017	1004"	SUB ONE, O	DECREMENT
0003			SACX *+	SAVE '*+'
0001	0018	58A8	SACH *+,0	STORE HIGH
0002	0019	50A8	SACL *+,0	STORE LOW

EXAMPLE 5:

0019		i	DECX			
0001	001A 1	004"	SUB	ONE, O	DECREMENT	AC

Double-Word Increment

NAME:

INCX

OBJECTIVE:

Increment double word or accumulator

ALGORITHM: INCX*

$$(@AR:@AR + 1) + 1 \rightarrow @AR:@AR + 1$$

$$(@AR - 1:@AR) + 1 \rightarrow @AR - 1:@A$$

$$(AR) - 2 \rightarrow AR$$

$$(@AR:@AR+1) + 1 \rightarrow @AR:@AR+1$$

$$(AR) + 2 \rightarrow AR$$

$$(A:A+1) + 1 \rightarrow A:A+1$$

$$(ACC) + 1 \rightarrow ACC$$

CALLING

SEQUENCE:

INCX
$$[A, *, * -, * +]$$

ENTRY

CONDITIONS: $0 \le A \le 127$

EXIT

CONDITIONS: Specified double word is incremented; auxiliary register is updated as necessary

PROGRAM

MEMORY

DATA

REQUIRED: 1 - 5 words **MEMORY**

REQUIRED: 1 word

STACK

EXECUTION


REQUIRED:

TIME:

None

1 - 5 cycles

FLOWCHART: INCX



SOURCE:

*INCREMENT DOUBLE *

\$MACRO A \$VAR ST,SP,SM \$ASG '*+' TO SP.S \$ASG '*-' TO SM.S \$ASG '*' TO ST.S \$IF A.L=0	INCREMENT	DOUBLE
ADD ONE,0 \$ELSE \$IF A.SV=SM.SV ZALS *-	INCREMENT	AC
ADDH *+ ADD ONE,O SACX *-	LOAD '*-' INCREMENT SAVE '*-'	
\$IF A.SV=SP.SV LDAX * ADD ONE,0 SACX *+	LOAD '*' INCREMENT SAVE '*+'	
	SVAR ST,SP,SM \$ASG '*+' TO SP.S \$ASG '*-' TO SM.S \$ASG '*' TO ST.S \$IF A.L=0 ADD ONE,0 \$ELSE \$IF A.SV=SM.SV ZALS *- ADDH *+ ADD ONE,0 SACX *- \$ELSE \$IF A.SV=SP.SV LDAX * ADD ONE,0	SVAR ST,SP,SM \$ASG '*+' TO SP.S \$ASG '*-' TO SM.S \$ASG '*' TO ST.S \$IF A.L=0 ADD ONE,O INCREMENT \$ELSE \$IF A.SV=SM.SV ZALS *- ADDH *+ LOAD '*-' ADD ONE,O INCREMENT SACX *- SAVE '*-' \$ELSE \$IF A.SV=SP.SV LDAX * LOAD '*' ADD ONE,O INCREMENT

\$ELSE \$IF A.SV=ST.SV LDAX * LOAD '*' ADD ONE,0 INCREMENT SACX * SAVE '*' \$ELSE LDAX :A: LOAD :A: ADD ONE,0 INCREMENT SACX :A: SAVE :A: \$ENDIF \$END

EXAMPLE 1:

0011		INCX A	
0001		LDAX A	LOAD A
0001 00	06 6507	ZALH A	LOAD HIGH A
0002 00	07 6108	ADDS A+1	LOAD LOW A
0002 00	08 0004"	ADD ONE,0	INCREMENT
0003		SACX A	SAVE A
0001 00	09 5807	SACH A,0	STORE HIGH
0002 00	OA 5008	SACL A+1,0	STORE LOW

EXAMPLE 2:

		INCX *	
		LDAX *	LOAD '*'
000B	65 A 8	ZALH *+	LOAD HIGH
000C	6198	ADDS *-	LOAD LOW '*'
000D	0004"	ADD ONE, 0	INCREMENT
		SACX *	SAVE '*'
000E	58A8		STORE HIGH
000F	5098	SACL *-,0	STORE LOW
	000C 000D	000B 65A8 000C 6198 000D 0004" 000E 58A8 000F 5098	LDAX * 000B 65A8 ZALH *+ 000C 6198 ADDS *- 000D 0004" ADD ONE,0 SACX * 000E 58A8 SACH *+,0

EXAMPLE 3:

0015			INCX *-	
0001	0010	6698	ZALS *-	
0002	0011	60A8	ADDH *+	LOAD '*-'
0003	0012	0004"	ADD ONE,0	INCREMENT
0004			SACX *-	SAVE '*-'
0001	0013	5098	SACL *-,0	STORE LOW
0002	0014	5898	SACH *-,0	STORE HIGH

EXAMPLE 4:

0017			INCX *+	
0001			LDAX *	LOAD '*'
0001	0015	65A8	ZALH *+	LOAD HIGH
0002	0016	6198	ADDS *-	LOAD LOW '*'
0002	0017	0004"	ADD ONE, 0	INCREMENT
0003			SACX *+	SAVE '*+'
0001	0018	58A8	SACH *+,0	STORE HIGH
0002	0019	50A8	SACL *+,0	STORE LOW

EXAMPLE 5:

0019		INCX			
0001 001A	0004"	ADD	ONE,0	INCREMENT	AC

Compare Two Double Words

NAME:

CMPX

OBJECTIVE:

Load double word into accumulator; then subtract the other double word,

allowing comparison

ALGORITHM: CMPX A,B - causes \rightarrow (A:A+1) - (B:B+1) \rightarrow ACC

CALLING

SEQUENCE:

CMPX $\{A,*,*-,*+\},\{B,*,*-,*+\}$

ENTRY

CONDITIONS: $0 \le A \le 127$; $0 \le B \le 127$

CONDITIONS: Accumulator contains value of second double word subtracted from the

first double word; auxiliary register is updated if necessary.

PROGRAM

MEMORY

DATA

MEMORY

REQUIRED:

4 words


REQUIRED: None

STACK

EXECUTION

REQUIRED: None TIME: 4 cycles

FLOWCHART: CMPX



SOURCE:

*COMPARE A TO B, DOUBLE

CMPX \$MACRO A,B

LDAX :A: SUBX :B:

COMPARE DOUBLE LOAD DOUBLE : A: SUBTRACT DOUBLE :B:

\$END

EXAMPLE 1:

0011	C	MPX A,B	
0001		LDAX A	LOAD DOUBLE A
0001 0006 6	5507	ZALH A	LOAD HIGH A
0002 0007 6	5108	ADDS A+1	LOAD LOW A
0002		SUBX B	SUBTRACT DOUBLE B
0001 0008 6	5209	SUBH B	SUBTRACT HIGH
0002 0009 6	530A	SUBS B+1	SUBTRACT LOW

EXAMPLE 2:

0013		CMPX C,*	
0001		LDAX C	LOAD DOUBLE C
0001 000A	6500"	ZALH C	LOAD HIGH C
0002 000B	6101"	ADDS C+1	LOAD LOW C
0002		SUBX *	SUBTRACT DOUBLE *
0001 000C	62A8	SUBH *+	SUBTRACT HIGH
0002 000D	6398	SUBS *-	SUBTRACT LOW

EXAMPLE 3:

0015		CMPX *-,D	
0001		LDAX *-	LOAD DOUBLE *-
0001 000E 6	6698	ZALS *-	LOAD LOW
0002 000F 6	6098	ADDH *-	LOAD HIGH '*-'
0002		SUBX D	SUBTRACT DOUBLE D
0001 0010 6	6202"	SUBH D	SUBTRACT HIGH
0002 0011 6	6303"	SUBS D+1	SUBTRACT LOW

EXAMPLE 4:

0017	C	MPX *+,*+	
0001		LDAX *+	LOAD DOUBLE *+
0001 0012 6	55A8	ZALH *+	LOAD HIGH
0002 0013 6	51A8	ADDS *+	LOAD LOW '*+'
0002		SUBX *+	SUBTRACT DOUBLE *+
0001 0014 6	52A8	SUBH *+	SUBTRACT HIGH
0002 0015 6	3A8	SUBS *+	SUBTRACT LOW

EXAMPLE 5:

CMPX *-,*-	
LDAX *-	LOAD DOUBLE *-
ZALS *-	LOAD LOW
ADDH *-	LOAD HIGH '*-'
SUBX *-	SUBTRACT DOUBLE *-
SUBS *-	SUBTRACT LOW
SUBH *-	SUBTRACT HIGH
	LDAX *- ZALS *- ADDH *- SUBX *- SUBS *-

Test Double Word

NAME:

TSTX

OBJECTIVE:

Load double word into accumulator, allowing comparison with zero

ALGORITHM: TSTX * - causes→

 $(@AR:@AR + 1) \rightarrow ACC$

TSTX * - - causes→

(@AR - 1:@AR) → ACC

 $(AR) - 2 \rightarrow AR$

TSTX * + - causes→

 $(@AR:@AR+1) \rightarrow ACC$

 $(AR) + 2 \rightarrow AR$

TSTX A - causes←

 $(A:A+1) \rightarrow ACC$

CALLING

SEQUENCE:

 $TSTX \{A,*,*-,*+\}$

ENTRY

CONDITIONS: $0 \le A \le 127$

EXIT

CONDITIONS: Accumulator contains value of double word;

auxiliary register is updated if necessary

PROGRAM

MEMORY

DATA

REQUIRED:

2 words

MEMORY REQUIRED:

None

STACK

EXECUTION


REQUIRED:

None

TIME:

2 cycles

FLOWCHART: TSTX



SOURCE:

*TEST DOUBLE VAR

TSTX \$MACRO A LDAX :A:

\$END

COMPARE TO ZERO DOUBLE LOAD IT DOUBLE

EXAMPLE 1:

0011		TSTX A		
0001		LDAX A	LOAD	IT DOUBLE
0001 0006	6507	ZALH A	LOAD	HIGH A
0002 0007	6108	ADDS A+1	. LOAD	LOW A

EXAMPLE 2:

0013	TSTX *	
0001	LDAX *	LOAD IT DOUBLE
0001 0008 65A8	ZALH *+	LOAD HIGH
0002 0009 6198	ADDS *-	LOAD LOW '*'

EXAMPLE 3:

0015	TSTX *-	
0001	LDAX *-	LOAD IT DOUBLE
0001 000A 6698	ZALS *-	LOAD LOW
0002 000B 6098	ADDH *-	LOAD HIGH '*-'

TSTX TSTX

EXAMPLE 4:

0002 000D 61A8

0017 TSTX *+
0001 LDAX *+
0001 000C 65A8 ZALH *+

LDAX *+ LOAD IT DOUBLE
ZALH *+ LOAD HIGH
ADDS *+ LOAD LOW '*+'

Double-Word Arithmetic Negation

NAME:

NEGX

OBJECTIVE:

Find negative value of double-word argument

ALGORITHM: NEGX * − causes→ - (@AR:@AR + 1) →@AR + 1

NEGX * - - causes→

 $-(@AR - 1:@AR) \rightarrow @AR - 1:@AR$

 $(AR) - 2 \rightarrow AR$

NEGX * + - causes→

- (@AR:@AR + 1) → @AR:@AR + 1

 $(AR) + 2 \rightarrow AR$

NEGX A - causes→

 $- (A:A+1) \rightarrow A:A+1$

CALLING

SEQUENCE:

NEGX $\{A, *, * -, * + \}$

ENTRY

CONDITIONS: $0 \le A \le 127$

EXIT

CONDITIONS: Specified data words contain negative of previous value; auxiliary register

is updated as necessary

PROGRAM

MEMORY

DATA

MEMORY

REQUIRED:

5 words

REQUIRED:

EXECUTION

REQUIRED:

STACK


None

TIME:

5 cycles

None

FLOWCHART: NEGX



SOURCE:

```
*NEGATE DOUBLE WORD
NEGX
       $MACRO A
                        NEGATE DOUBLE
       $VAR ST, SP, SM
       $ASG '*+' TO SP.S
       $ASG '*-' TO SM.S
       $ASG '*' TO ST.S
       ZAC
       $IF A.SV=SM.SV
       SUBS *-
       SUBH *+
                         SUBTRACT '*-'
                         SAVE '*-'
       SACX *-
       $ELSE
       $IF A.SV=SP.SV
       SUBX *
                         SUBTRACT '*'
       SACX *+
                         SAVE '*+'
       $ELSE
       $IF A.SV=ST.SV
                                  1 🛧 1
       SUBX *
                         SUBTRACT
                         SAVE '*'
       SACX *
       $ELSE
       SUBX :A:
                        SUBTRACT
                                  :A:
       SACX :A:
                         SAVE :A:
       SENDIF
       $END
```

EXAMPLE 1:

0002 0001 0002	0007 0008	6207 6308	NEGX A ZAC SUBX A SUBH A SUBS A+1 SACX A SACH A,0 SACL A+1,0	SUBTRACT A SUBTRACT HIGH SUBTRACT LOW SAVE A STORE HIGH STORE LOW
EXAM	PLE 2	:		
0002 0001 0002	000C 000D	7F89 62A8 6398	NEGX * ZAC SUBX * SUBH *+ SUBS *- SACX * SACH *+,0 SACL *-,0	SUBTRACT HIGH SUBTRACT LOW
EXAM	PLE 3	:		
0002	0010 0011 0012	7F89 6398 62A8	NEGX *- ZAC SUBS *- SUBH *+ SACX *- SACL *-,0 SACH *-,0	SUBTRACT '*-' SAVE '*-' STORE LOW STORE HIGH
EXAM	PLE 4	:		
0002 0001 0002 0003	0016 0017	7F89 62A8	NEGX *+ ZAC SUBX * SUBH *+ SUBS *- SACX *+ SACH *+,0 SACL *+,0	SUBTRACT HIGH SUBTRACT LOW
	0019		SACL *+,0	STORE LOW

Double-Word Add

NAME:

ADDX

OBJECTIVE:

Add double word to accumulator

ALGORITHM: ADDX*

ADDX * $- \text{causes} \rightarrow (ACC) + (@AR:@AR + 1) \rightarrow ACC$

ADDX * - - causes \rightarrow (ACC) + (@AR - 1:@AR) \rightarrow ACC

 $(AR) - 2 \rightarrow AR$

ADDX * + - causes \rightarrow (ACC) + (@AR:@AR + 1) \rightarrow ACC

 $(AR) + 2 \rightarrow AR$

ADDX A - causes \rightarrow (ACC) + (A:A + 1) \rightarrow ACC

CALLING

SEQUENCE:

ADDX $\{A, *, * -, * + \}$

ENTRY

CONDITIONS: $0 \le A \le 127$

EXIT

CONDITIONS: Accumulator contains updated value after addition; auxiliary register is

updated if necessary

PROGRAM

MEMORY

DATA MEMORY

REQUIRED: 2 words


2 words REQUIRED: None

STACK

EXECUTION

REQUIRED: None TIME: 2 cycles

FLOWCHART: ADDX



SOURCE:

```
*ADD DOUBLE PRECISION
       $MACRO A
$VAR ST,SP,SM
ADDX
                         ADD DOUBLE PRECISION
       $ASG '*+' TO SP.S
       $ASG '*-' TO SM.S
       $ASG '*' TO ST.S
       $IF A.SV=ST.SV
       ADDH *+
                         ADD HIGH
                         ADD LOW '*'
       ADDS *-
       $ELSE
       $IF A.SV=SP.SV
       ADDH *+
                         ADD HIGH
                         ADD LOW '*+'
       ADDS *+
       $ELSE
       $IF A.SV=SM.SV
       ADDS *-
                         ADD LOW
                         ADD HIGH '*-'
       ADDH *-
       $ELSE
                        ADD :A: HIGH
       ADDH :A:
       ADDS :A:+1
                        ADD :A: LOW
       $ENDIF
       $ENDIF
       $ENDIF
       $END
```

EXAMPLE 1:

0011			ADDX A	
0001	0006	6007	ADDH A	ADD A HIGH
0002	0007	6108	ADDS A+1	ADD A LOW

EXAMPLE 2:

0013	ADDX *	
0001 0008 60A8	ADDH *+	ADD HIGH
0002 0009 6198	ADDS *-	ADD LOW '*'

EXAMPLE 3:

0015	ADDX *-	
0001 000A 6198	ADDS *-	ADD LOW
0002 000B 6098	ADDH *-	ADD HIGH '*-'

EXAMPLE 4:

0017	ADDX *+	
0001 000C 60A8	ADDH *+	ADD HIGH
0002 000D 61A8	ADDS *+	ADD LOW '*+'

TITLE: Double-Word Subtract

NAME: SUBX

OBJECTIVE: Subtract double word from accumulator

ALGORITHM: SUBX * $- \text{causes} \rightarrow (ACC) - (@AR:@AR + 1) \rightarrow ACC$

SUBX * - - causes \rightarrow (ACC) - (@AR-1:@AR) \rightarrow ACC

 $(AR) - 2 \rightarrow AR$

SUBX * + - causes \rightarrow (ACC) - (@AR:@AR + 1) \rightarrow ACC

 $(AR) + 2 \rightarrow AR$

SUBX A - causes \rightarrow (ACC) - (A:A + 1) \rightarrow ACC

CALLING

SEQUENCE: SUBX $\{A, *, * -, * + \}$

ENTRY

CONDITIONS: $0 \le A \le 127$

EXIT

CONDITIONS: Accumulator contains updated value after subtraction;

auxiliary register is updated if necessary

PROGRAM DATA


MEMORY MEMORY

REQUIRED: 2 words **REQUIRED**: None

STACK EXECUTION

REQUIRED: None TIME: 2 cycles

FLOWCHART: SUBX



SOURCE:

```
*SUBTRACT DOUBLE
SUBX
       $MACRO A
                           SUBTRACT DOUBLE
       $VAR ST,SM,SP
$ASG '*' TO ST.S
       $ASG '*+' TO SP.S
       $ASG '*-' TO SM.S
       $IF A.SV=ST.SV
       SUBH *+
                           SUBTRACT HIGH
       SUBS *-
                           SUBTRACT LOW
       $ELSE
       $IF A.SV=SP.SV
                           SUBTRACT HIGH
       SUBH *+
       SUBS *+
                           SUBTRACT LOW
       $ELSE
       $IF A.SV=SM.SV
       SUBS *-
                           SUBTRACT LOW
       SUBH *-
                           SUBTRACT HIGH
       $ELSE
       SUBH :A:
                           SUBTRACT HIGH
       SUBS :A:+1
                           SUBTRACT LOW
       $ENDIF
       $ENDIF
       $ENDIF
       $END
```

EXAMPLE 1:

0011 0001 0006 6207 0002 0007 6308 EXAMPLE 2:	SUBX A SUBH A SUBS A+1	SUBTRACT HIGH SUBTRACT LOW
0013 0001 0008 62A8 0002 0009 6398 EXAMPLE 3:	SUBX * SUBH *+ SUBS *-	SUBTRACT HIGH SUBTRACT LOW
0015 0001 000A 6398 0002 000B 6298 EXAMPLE 4:	SUBX *- SUBS *- SUBH *-	SUBTRACT LOW SUBTRACT HIGH
0017 0001 000C 62A8 0002 000D 63A8	SUBX *+ SUBH *+ SUBS *+	SUBTRACT HIGH SUBTRACT LOW

EXAMPLE 5:

0019			SUBX	3		
0001	000E	6203	SUBH	3	SUBTRACT	HIGH
0002	000F	6304	SUBS	3+1	SUBTRACT	LOW

TITLE: Load Double Word

NAME: LDAX

OBJECTIVE: Load double word into accumulator

ALGORITHM: LDAX * — causes→ (@AR:@AR + 1) → ACC

LDAX * - - causes \rightarrow (@AR - 1: @ AR) \rightarrow ACC

 $(AR) - 2 \rightarrow AR$

LDAX * + - causes \rightarrow (@AR:@AR + 1) \rightarrow ACC

 $(AR) + 2 \rightarrow AR$

LDAX A - causes \rightarrow (A:A+1) \rightarrow ACC

CALLING

SEQUENCE: LDAX $\{A, *, * -, * + \}$

ENTRY

CONDITIONS: $0 \le A \le 127$

EXIT

CONDITIONS: Accumulator contains value of double word;

auxiliary register is updated if necessary


PROGRAM DATA

MEMORY MEMORY

REQUIRED: 2 words REQUIRED: None

STACK EXECUTION

REQUIRED: None TIME: 2 cycles



SOURCE:

```
*LOAD DOUBLE PRECISION
LDAX
                         LOAD DOUBLE
       $MACRO A
       $VAR ST,SP,SM
       $ASG '*' TO ST.S
       $ASG '*+' TO SP.S
       $ASG '*-' TO SM.S
       $IF A.SV=ST.SV
       ZALH *+
                         LOAD HIGH
       ADDS *-
                         LOAD LOW '*'
       $ELSE
       $IF A.SV=SP.SV
       ZALH *+
                         LOAD HIGH
       ADDS *+
                         LOAD LOW '*+'
       $ELSE
       $IF A.SV=SM.SV
       ZALS *-
                         LOAD LOW
       ADDH *-
                         LOAD HIGH '*-'
       $ELSE
       ZALH :A:
                         LOAD HIGH :A:
       ADDS :A:+1
                         LOAD LOW :A:
       $ENDIF
       SENDIF
       $ENDIF
       $END
```

LDAX LDAX

EXAMPLE 1:

0011			LDAX A	
0001	0006	6507	ZALH A	LOAD HIGH A
0002	0007	6108	ADDS A+1	LOAD LOW A

EXAMPLE 2:

0013			LDAX ?	*		
0001	8000	65A8	ZALH	*+	LOAD	HIGH
0002	0009	6198	ADDS	★ _	LOAD	LOW 1*1

EXAMPLE 3:

0015	LDAX *-	
0001 000A 6698	ZALS *-	LOAD LOW
0002 000B 6098	ADDH *-	LOAD HIGH '*-'

EXAMPLE 4:

0017			LDAX 7	+ +			
0001	000C	65A8	ZALH	*+	LOAD	HIGH	I
0002	000D	61A8	ADDS	*+	LOAD	LOW	· ★ + ·

TITLE: Store Double Word

NAME: SACX

OBJECTIVE: Store double word from accumulator

ALGORITHM: SACX * - causes → (ACC) → @AR:@AR + 1

SACX * - - causes \rightarrow (ACC) \rightarrow @AR-1:@AR

 $(AR) - 2 \rightarrow AR$

SACX * + - causes \rightarrow (ACC) \rightarrow @AR:@AR + 1

 $(AR) + 2 \rightarrow AR$

SACX A - causes \rightarrow (ACC) \rightarrow A:A + 1

CALLING

SEQUENCE: SACX $\{A, *, * -, * + \}$

ENTRY

CONDITIONS: $0 \le A \le 127$

EXIT

CONDITIONS: Specified double word contains value from accumulator;

auxiliary register is updated if necessary

PROGRAM DATA


MEMORY MEMORY

REQUIRED: 2 words REQUIRED: None

STACK EXECUTION

REQUIRED: None TIME: 2 cycles

FLOWCHART: SACX



SOURCE:

STORE DOUBLE SACX \$MACRO A STORE DOUBLE \$VAR ST,SP,SM \$ASG '' TO ST.S \$ASG '*-' TO SM.S \$ASG '*+' TO SP,S \$IF A.SV=ST.SV SACH *+,0 STORE HIGH SACL *-,0 STORE LOW \$ELSE \$IF A.SV=SP.SV SACH *+,0 STORE HIGH SACL *+,0 STORE LOW \$ELSE \$IF A.SV=SM.SV SACL *-,0 STORE LOW SACH *-,0 STORE HIGH \$ELSE SACH :A:,0 STORE HIGH SACL :A:+1,0 STORE LOW SENDIF SENDIF SENDIF \$END

E,	V	٨	R/	PL	1	

0011 0001 0006 5807 0002 0007 5008	SACX A SACH A,0 SACL A+1,0	STORE HIGH STORE LOW
EXAMPLE 2:		
0013 0001 0008 58A8 0002 0009 5098	SACX * SACH *+,0 SACL *-,0	STORE HIGH STORE LOW
EXAMPLE 3:		
0015 0001 000A 5098 0002 000B 5898	SACX *- SACL *-,0 SACH *-,0	STORE LOW STORE HIGH
EXAMPLE 4 :		
0017 0001 000C 58A8 0002 000D 50A8	SACX *+ SACH *+,0 SACL *+,0	STORE HIGH STORE LOW

LACARY

Macro Instruction

LACARY

TITLE:

Load Accumulator from Address in Accumulator

NAME:

LACARY

OBJECTIVE:

Load accumulator from array in data RAM; the address of the data RAM

location is in the accumulator; the data will be left-shifted in the

accumulator

ALGORITHM:

(ACC) → AR1

(@AR1) * 2shift→ ACC

CALLING

SEQUENCE:

LACARY [shift]

ENTRY

CONDITIONS: $0 \le \text{shift} < 16$; $0 \le (ACC) \le 143$

EXIT

CONDITIONS: Data RAM location pointed to by accumulator is stored in the

accumulator; AR1 is overwritten

PROGRAM

DATA

MEMORY

MEMORY

1 word

REQUIRED:

4 words

REQUIRED: EXECUTION

REQUIRED:


STACK

None

TIME:

4 cycles

FLOWCHART: LACARY



LACARY

SOURCE:

EXAMPLE 1:

0011			LACARY 8	3	
0001			ACTAR A	AR1 A	C TO AR1
0001	0006	5006"	SACL X	KRO,O S	TORE AC TO XRO
0002	0007	3906"	LAR A	AR1,XRO R	E-LOAD AR1
0003	8000	6881	LARP A	AR1 L	OAD AR POINTER
0002	0009	2888	LAC *,	,8 L	OAD AND SHIFT

EXAMPLE 2:

0013		LACARY	
0001		ACTAR AR1	AC TO AR1
0001 000A	5006"	SACL XRO,0	STORE AC TO XRO
0002 000B	3906"	LAR AR1,XR0	RE-LOAD AR1
0003 000C	6881	LARP AR1	LOAD AR POINTER
0002 000D	2088	LAC *,0	LOAD

TITLE:

Load Double Word into Accumulator from Address in Accumulator

NAME:

LAXARY

OBJECTIVE:

Load accumulator from double-word array in data RAM; the address of

the first RAM location is in the accumulator

ALGORITHM:

(ACC) → AR1

(@AR1) → ACC high (@AR1 + 1) → ACC low

CALLING

SEQUENCE:

LAXARY

ENTRY

CONDITIONS: $0 \le (ACC) \le 143$

EXIT

CONDITIONS: Double word pointed to by accumulator is stored in the accumulator; AR1

is overwritten

PROGRAM

MEMORY

DATA

MEMORY

1 word

REQUIRED:

5 words

REQUIRED: **EXECUTION**

REQUIRED:

STACK


None

TIME:

5 cycles

FLOWCHART: LAXARY

BEGIN



SOURCE:

*LOAD DOUBLE AC FROM ADDRESS IN AC

LAXARY \$MACRO

ACTAR AR1 LDAX *+

AC TO AR1 LOAD DOUBLE

\$END

LAXARY

0011			LAXARY		
0001			ACTAR	AR1	AC TO AR1
0001	0006	5006"	SACL	XRO,0	STORE AC TO XRO
0002	0007	3906"	LAR	AR1,XR0	RE-LOAD AR1
0003	8000	6881	LARP	AR1	LOAD AR POINTER
0002			LDAX *	+	LOAD DOUBLE
0001	0009	65A8	ZALH	*+	LOAD HIGH
0002	000A	61A8	ADDS	*+	LOAD LOW '*+'

Load Constant to Accumulator from Program Address in Accumulator

NAME:

LCACAR

OBJECTIVE:

Load accumulator from array in program RAM; the address of the

program ROM location is in the accumulator; the data will be left-shifted

in the accumulator

ALGORITHM:

(@ACC) → temp

(temp) * 2shift → ACC

CALLING

SEQUENCE:

LCACAR [C][,TEMP]

ENTRY

CONDITIONS: $0 \le \text{shift} < 16$; $0 \le \text{TEMP} \le 127$; $0 \le (ACC) \le 4095$

EXIT

CONDITIONS: Program ROM location pointed to by accumulator is stored in the

accumulator

PROGRAM

MEMORY REQUIRED: **DATA**

MEMORY REQUIRED:

1 word

STACK

2 words

EXECUTION


REQUIRED:

1 level

TIME:

4 cycles

FLOWCHART: LCACAR



SOURCE:

```
*LOAD CONSTANT ADDRESS BY AC IN AC

(IN ROM)

*

LCACAR $MACRO A,T

$IF T.L=0 ASSIGN TEMP

$ASG 'XRO' TO T.S

$ENDIF

TBLR :T: READ FROM ROM TO :T:

$IF A.L=0

LAC :T:,0 LOAD :T: UNSHIFTED

$ELSE

LAC :T:,:A: LOAD :T: SHIFTED

$ENDIF

$ENDIF
```

EXAMPLE 1:

0011	LCACAR 8					
0001 0006 6706"	TBLR XRO	READ	FROM	ROM	TO	XR0
0002 0007 2806"	LAC XR0,8	LOAD	XR0	SHIFI	ED	

EXAMPLE 2:

0013	I	LCACAI	R 4,A		
0001 0008	6707	TBLR	A	READ	FROM ROM TO A
0002 0009	2407	LAC	A,4	LOAD	A SHIFTED

EXAMPLE 3:

0015		LCACA:	R					
0001 000A	6706"	TBLR	XR0	READ	FROM	ROM	TO	XR0
0002 000B	2006"	LAC	XR0.0	LOAD	XR0	UNSH	FTE	ΞD

EXAMPLE 4:

0017	LCACAR ,C	
0001 000C 6700"	TBLR C	READ FROM ROM TO C
0002 000D 2000"	LAC C,O	LOAD C UNSHIFTED

TITLE:

Load Double-Word Constant to Accumulator from Program Memory

NAME:

LCAXAR

OBJECTIVE:

Load accumulator from double-word array in program RAM; the address

of the first program ROM location is in the accumulator

ALGORITHM:

(@ACC) → temp

 $(@ACC + 1) \rightarrow temp + 1$ $(temp:temp+1) \rightarrow ACC$

CALLING

SEQUENCE:

LCAXAR [TEMP]

ENTRY

CONDITIONS: $0 \le TEMP \le 127$; $0 \le (ACC) \le 4095$

EXIT

CONDITIONS: Program ROM double-word location pointed to by

accumulator is stored in the accumulator

PROGRAM

DATA

MEMORY

MEMORY

REQUIRED:

5 words

REQUIRED: 2 words

STACK

EXECUTION


REQUIRED:

1 level

TIME:

9 cycles

FLOWCHART: LCAXAR



SOURCE:

```
*LOAD FROM ROW AT ADDRESS IN ACCUMULATOR,

*DOUBLE CONSTANT TO ACCUMULATOR

*

LCAXAR $MACRO T

$IF T.L=0 ASSIGN TEMP

$ASG 'XRO' TO T.S

$ENDIF

TBLR :T: READ HIGH PART OF :T:

ADD ONE, 0 INCREMENT AC

TBLR :T:+1 READ LOW PART OF :T:

LDAX :T: LOAD TO AC

$END
```

EXAMPLE 1:

0011			LCAXAR	
0001	0006	5706"	TBLR XRO	READ HIGH PART OF XRO
0002	0007	0004"	ADD ONE, 0	INCREMENT AC
0003	0008	5707"	TBLR XR0+1	READ LOW PART OF XRO
0004			LDAX XRO	LOAD TO AC
0001	0009 6	5506"	ZALH XRO	LOAD HIGH XRO
0002	000A 6	5107"	ADDS XRO+1	LOAD LOW XRO

EXAMPLE 2:

0013	LCAXAR	. C	
0001 000B 67	700" TBLR	C	READ HIGH PART OF C
0002 000C 00	004" ADD	ONE,0	INCREMENT AC
0003 000D 67	701" TBLR	C+1	READ LOW PART OF C
0004	LDAX	C	LOAD TO AC
0001 000E 65	500" ZALH	I C	LOAD HIGH C
0002 000F 61	101" ADDS	C+1	LOAD LOW C

STOX **Macro Instruction**

TITLE: Convert Single Word to Double Word

NAME: STOX

OBJECTIVE: Convert single word to a double word and save

ALGORITHM: $(A) \rightarrow B:B+1$

CALLING

SEQUENCE: STOX single, double

ENTRY

CONDITIONS: $0 \le \text{single} \le 127$; $0 \le \text{double} \le 127$

EXIT

CONDITIONS: Double word contains value of single word


PROGRAM DATA MEMORY MEMORY

REQUIRED: 3 words **REQUIRED:** None

STACK EXECUTION

REQUIRED: None TIME: 3 cycles

FLOWCHART: STOX



SOURCE:

*SINGLE TO DOUBLE (A TO B)

STOX \$MACRO A,B

LAC :A:,0 SACX :B:

LOAD SINGLE STORE DOUBLE

\$END

0011	STOX	A,D	
0001 0006 20	DO7 LAC	A,0	LOAD SINGLE
0002	SACX	Z D	STORE DOUBLE
0001 0007 58	302" SAC	CH D,0	STORE HIGH
0002 0008 50	003" SAC	L D+1,0	STORE LOW

TITLE: Convert Double Word To Single Word

XTOS NAME:

OBJECTIVE: Convert double word to a single word and save

ALGORITHM: If (A:A+1) >32767 then 32767 → B

> Else if (A:A+1) < -32768→ B -32768then

Else (A + 1)→ B

CALLING

XTOS double, single SEQUENCE:

ENTRY

CONDITIONS: $0 \le \text{single} \le 127$; $0 \le \text{double} \le 127$

EXIT


CONDITIONS: Single word contains value of double word or saturation value

PROGRAM DATA MEMORY MEMORY

REQUIRED: 27 words (+ LDAC\$ routine) **REQUIRED:** 2 words

STACK EXECUTION

REQUIRED: 2 levels TIME: 33 - 50 cycles **FLOWCHART: XTOS**



SOURCE:

```
*DOUBLE TO SINGLE (A TO B)
       $MACRO A,B
XTOS
       $VAR L, L1, L2, L3
       $ASG '$$LAB' TO L.S
       $ASG L.SV+3 TO L.SV
                               GET LABEL
       $ASG L.SV-2 TO L1.V
       $ASG L.SV-1 TO L2.V
       $ASG L.SV
LCAC 32767
                   TO L3.V
                         GET BIGGEST SINGLE
       SUBX :A:
                         COMPARE :A:
       BGEZ L$:L1.V:
                         IF :A: >= 32767 THEN
                         SATURATE AT 32767
       LCAC 32767
       В
            L$:L3.V:
                         JUMP TO DONE
L$:L1.V: LCAC -32768
                         GET MOST NEG SINGLE
       SUBX :A:
                         COMPARE :A:
       BLEZ L$:L2.V:
                         IF :A: <= -32768 THEN
       LCAC -32768
                         SATURATE AT -32768
                         JUMP TO DONE
       В
           L$:L3.V:
                        LOAD :A:
L$:L2.V: LDAX :A:
L$:L3.V: SACL :B:,0
                        RESTORE TO :B:
       $END
```

XTOS XTOS

0013				XTOS C,B	GET BIGGEST SINGLE
0001				LCAC 32727	GET BIGGEST SINGLE
0001		7FD7	V\$11	XTOS C,B LCAC 32727 EQU 32727	
0002	0021	F800		CALL LDAC\$	LOAD AC WITH:
	0022	0000			
0003				REF LDAC\$	V\$11 COMPARE C SUBTRACT HIGH SUBTRACT LOW IF C >= 32767 THEN SATURATE AT 32767
0004	0023	7FD7		DATA V\$11	V\$11
0002	0024			SUBX C	COMPARE C
0001	0024	6200"		SUBH C	SUBTRACT HIGH
0002	0025	6301"		SUBS C+1	SUBTRACT LOW
0003	0026	FD00		BGEZ L\$8	IF $C >= 32767$ THEN
	0027	002D'			
0004	0028			LCAC 32727	SATURATE AT 32767
0001		7FD 7	V\$12	EQU 32727	
0002	0028	F800 0000		EQU 32727 CALL LDAC\$	LOAD AC WITH:
	0029	0000			
0003				REF LDAC\$ DATA V\$12 B L\$10	
0004	002A	7FD7		DATA V\$12	V\$12
0005	002B	F900		B L\$10	JUMP TO DONE
	002C	003B'			
0006	002D	0000	L\$8	LCAC -32768	GET MOST NEGATIVE SINGLE
0001		8000	V\$13	EQU -32768	TOTA 10 11 TOTA
0002	002D	F800		CALL LDACS	LOAD AC WITH:
0000	002E	0000		DEE 10306	GET MOST NEGATIVE SINGLE LOAD AC WITH: V\$13 COMPARE C SUBTRACT HIGH SUBTRACT LOW IF C <= -32768 THEN SATURATE AT -32768
0003	0005	2000		REF LDACS	W612
0004	0021	8000		DATA V513	V\$13
0007	0030	C 0 0 0 II		SUBX C	CUMPARE C
0001	0030	6200"		SUBH C	SUBTRACT HIGH
0002	0031	6301		2082 C+1	SUBTRACT LOW
0008	0032	FBUU		BLEZ T23	1F C <= -32/68 THEN
0000	0033	0039.		1000 22769	CAMUDAME AM 22760
0009	0034	9000	17¢1.4	EOU -32769	SATURATE AT -32/66
0001	0024	8000	V\$14	EQU -32768 CALL LDAC\$	IOND NO DITTIL
0002	0034	0000		CALL LDACS	LOAD AC WITH:
0002	0035	0000		BEE IDACÉ	
0003	0026	9000		NET LUACS	Wel A
0004	0030	0000		REF LDAC\$ DATA V\$14 B L\$10	ASTA
	1111141	()() 2 2 1			
0011	0020	0035	T.\$9	IDAX C	I UAD C
0011	0039	6500"	ربد	ZAIH C	TOAD HIGH C
0001	0033	6101"		ADDS C+1	LOAD LOW C
0012	0038	5009	T.\$10	LDAX C ZALH C ADDS C+1 SACL B,0	RESTORE TO B
0012	30 3 D		2010	5.101 5,0	RESTORE TO B

TITLE:

Select Minimum of Two Words

NAME:

MIN

OBJECTIVE:

Load minimum of two words into accumulator

ALGORITHM: If (A) < (B) then $(A) \rightarrow ACC$

else (B) → ACC

CALLING

SEQUENCE:

MIN A,B

ENTRY

CONDITIONS: $0 \le A \le 127$; $0 \le B \le 127$

CONDITIONS: Accumulator contains minimum value of two words

PROGRAM

DATA

MEMORY REQUIRED:

8 words

MEMORY

REQUIRED: None

STACK

EXECUTION


REQUIRED:

None

TIME:

5 - 7 cycle

FLOWCHART: MIN



SOURCE:

```
*SELECT MINUMUM OF SINGLE A OR B (VARIABLES)
                A,B
MIN
        $MACRO
        LAC :A:,0
SUB :B:,0
                            LOAD :A:
                            COMPARE TO :B:
        $VAR L,L1,L2
        $ASG '$$LAB' TO L.S
        $ASG L.SV+2 TO L.SV
        $ASG L.SV-1 TO L1.V
$ASG L.SV TO L2.V
        BLZ L$:L1.V:
                            BRANCH IF :A:<:B:
        LAC
             :B:,0
                            LOAD :B:
        В
             L$:L2.V:
                            TO CONTINUE
L$:L1.V: LAC :A:,0
L$:L2.V: EQU $
                            LOAD :A:
                            CONTINUE
        $END
```

0011				MIN A	A,B	
0001	0006	2007		LAC	A,0	LOAD A
0002	0007	1008		SUB	В,О	COMPARE TO B
0003	8000	FA00		BLZ	L\$1	BRANCH IF A <b< td=""></b<>
	0009	، ۵۵۵0				
0004	A000	2008		LAC	В,О	LOAD B
0005	000B	F900		В	L\$2	TO CONTINUE
	000C	000E'				
0006	000D	2007	L\$1	LAC	A,0	LOAD A
0007		000E'	L\$2	EQU \$		CONTINUE

TITLE:

Select Maximum of Two Words

NAME:

MAX

OBJECTIVE:

Load maximum of two words into accumulator

ALGORITHM: If (A) > (B) then $(A) \rightarrow ACC$

else (B) → ACC

CALLING

SEQUENCE:

MAX A,B

ENTRY

CONDITIONS: $0 \le A \le 127$; $0 \le B \le 127$

EXIT

CONDITIONS: Accumulator contains maximum value of two words

PROGRAM

DATA MEMORY

MEMORY REQUIRED:

8 words

REQUIRED: None

STACK


EXECUTION

REQUIRED:

None

TIME: 5 - 7 cycles

FLOWCHART: MAX



```
*SELECT MAXIMUM OF SINGLE A OR B
\starA AND B ARE VARIABLES
MAX
       $MACRO A,B
       LAC :A:,0
SUB :B:,0
                          LOAD :A:
                          COMPARE :B:
       $VAR L,L1,L2
       $ASG '$$LAB' TO L.S
       $ASG L.SV+2 TO L.SV
                               UNIQUE LABEL
       $ASG L.SV-1 TO L1.V
       $ASG L.SV TO L2.V
       BGZ L$:L1.V:
                         BRANCH IS :A:>:B:
       LAC :B:,0
                          LOAD :B:
       B L$:L2.V:
                          TO CONTINUE
L$:L1.V: LAC :A:,0
L$:L2.V: EQU $
                           LOAD :A:
                          CONTINUE
       $END
```

0011		MAX A,B	
0001 00	06 2007	LAC A,0	LOAD A
0002 00	07 1008	SUB B,0	COMPARE B
0003 00	08 FC00	BGZ L\$1	BRANCH IS A>B
00	09 000D'		
0004 00	OA 2008	LAC B,0	LOAD B
0005 00	OB F900	B L\$2	TO CONTINUE
00	OC 000E'		
0006 00	OD 2007 L\$	LAC A,O	LOAD A
0007	000E' L\$	EQU \$	CONTINUE

TITLE:

Select Minimum of Two Double Words

NAME:

MINX

OBJECTIVE:

Load minimum of two double words into accumulator

ALGORITHM: If (A:A+1) < (B:B+1) then $(A:A+1) \rightarrow ACC$

else $(B:B+1) \rightarrow ACC$

CALLING

SEQUENCE:

MINX A,B

ENTRY

CONDITIONS: $0 \le A \le 126$; $0 \le B \le 126$

EXIT

CONDITIONS: Accumulator contains minimum value of two double words; saturation

mode is reset

PROGRAM

MEMORY

DATA

MEMORY

REQUIRED:

REQUIRED:

14 words

REQUIRED: None

STACK


None

EXECUTION

TIME:

10 - 12 cycles

FLOWCHART: MINX



SOURCE:

```
*SELECT MINIMUM OF DOUBLE A OR B (VARIABLES)
MINX
       $MACRO A,B
       SOVM
                           SET OVERFLOW MODE
       LDAX :A:
                           LOAD :A:
       SUBX :B:
                           COMPARE TO :B:
       $VAR L,L1,L2
       $ASG '$$LAB' TO L.S
$ASG L.SV+2 TO L.SV
       $ASG L.SV-1 TO L1.V
$ASG L.SV TO L2.V
       BLZ L$:L1.V:
                          BRANCH IF :A:<:B:
       LDAX :B:
                           LOAD :B:
       B L$:L2.V:
                           TO CONTINUE
L$:L1.V: LDAX :A:
                           LOAD :A:
L$:L2.V: ROVM
                           CONTINUE
       $END
```

0011		MINX A,B	
0001 0005 7	F8B	SOVM	SET OVERFLOW MODE
0002		LDAX A	LOAD A
0001 0006 65	507	ZALH A	LOAD HIGH A
0002 0007 61	108	ADDS A+1	LOAD LOW A
0003		SUBX B	COMPARE TO B
0001 0008 62	209	SUBH B	SUBTRACT HIGH
0002 0009 63	30A	SUBS B+1	SUBTRACT LOW
0004 000A F	00A	BLZ L\$1	BRANCH IF A <b< td=""></b<>
000B 00	010'		
0005		LDAX B	LOAD B
0001 000C 6	50 9	ZALH B	LOAD HIGH B
0002 000D 63	10A	ADDS B+1	LOAD LOW B
0006 000E F	900	B L\$2	TO CONTINUE
000F 00	012'		
0007	L\$1	LDAX A	LOAD A
0001 0010 6	507	ZALH A	LOAD HIGH A
0002 0011 63	108	ADDS A+1	LOAD LOW A
0008 0012 7	F8A L\$2	ROVM	CONTINUE

TITLE: Select Maximum of Two Double Words

NAME: MAXX

OBJECTIVE: Load maximum of two double words into accumulator

ALGORITHM: If (A:A+1) > (B:B+1) then $(A:A+1) \rightarrow ACC$

else $(B:B+1) \rightarrow ACC$

CALLING

SEQUENCE: MAXX A,B

ENTRY

CONDITIONS: 0 < A < P16,171126; 0 < B < 126

EXIT

CONDITIONS: Accumulator contains maximum value of two double words; saturation

mode is reset


PROGRAM DATA MEMORY MEMORY

REQUIRED: 14 words REQUIRED: None

STACK EXECUTION

REQUIRED: None TIME: 10 – 12 cycles

FLOWCHART: MAXX



SOURCE:

```
*SELECT MAX OF DOUBLE A OR B (VARIABLES)
MAXX
       $MACRO A,B
       SOVM
                           SET OVERFLOW MODE
       LDAX :A:
SUBX :B:
                           LOAD :A:
                           COMPARE TO :B:
       $VAR L,L1,L2
       $ASG '$$LAB' TO L.S
       $ASG L.SV+2 TO L.SV
                              UNIQUE LABEL
       $ASG L.SV-1 TO L1.V
       $ASG L.SV TO L2.V
       BGZ L$:L1.V:
                           BRANCH IF :A:>:B:
       LDAX :B:
                           LOAD :B:
       В
            L$:L2.V:
                          TO CONTINUE
L$:L1.V: LDAX :A:
L$:L2.V: ROVM
                          LOAD :A:
                          CONTINUE
       $END
```

0013		MAXX C,D	
0001 0013 7	7F8B	SOVM	SET OVERFLOW MODE
0002		LDAX C	LOAD C
0001 0014 6	5500"	ZALH C	LOAD HIGH C
0002 0015 6	5101"	ADDS C+1	LOAD LOW C
0003		SUBX D	COMPARE TO D
0001 0016 6	5202"	SUBH D	SUBTRACT HIGH
0002 0017 6	303"	SUBS D+1	SUBTRACT LOW
0004 0018 F	FC00	BGZ L\$3	BRANCH IF C>D
0019 0	001E'		
0005		LDAX D	LOAD D
0001 001A 6	5502"	ZALH D	LOAD HIGH D
0002 001B 6	5103"	ADDS D+1	LOAD LOW D
0006 001C F	7900	B L\$4	TO CONTINUE
001D 0	0020'		
0007	L\$3	LDAX C	LOAD C
0001 001E 6	5500"	ZALH C	LOAD HIGH C
0002 001F 6	5101"	ADDS C+1	LOAD LOW C
0008 0020 7	7F8A L\$4	ROVM	CONTINUE
0000 0020 /	1 511 1104	1.0 111	CONTINUE

TITLE:

Saturate Data Word between Upper and Lower Bounds

NAME:

SAT

OBJECTIVE:

Insure that a data word falls within boundary conditions

ALGORITHM:

If (A) > upper,

then

upper → A

Else if (A) < lower, then

lower → A

CALLING

SEQUENCE:

SAT data, lower, upper

ENTRY

CONDITIONS: $0 \le \text{data} \le 127$; $-32768 \le \text{lower} \le \text{upper} \le 32767$

CONDITIONS: Data word contains value within bounds; staturation mode is reset

PROGRAM

MEMORY

DATA

MEMORY

REQUIRED:

16 - 24 words (+ LDAC\$ routine)

REQUIRED:

2 words

STACK

EXECUTION


REQUIRED:

2 levels

TIME:

10 - 48 cycles

FLOWCHART: SAT



SOURCE:

```
*SATURATE VALUE IN A BETWEEN VALUES B AND C
*A IS A VARIABLE
*B AND C ARE VARIABLES OR CONSTANTS
*
SAT
       $MACRO A,B,C
       $VAR L,L1,L2,L3
       $ASG '$$LAB' TO L.S
       $ASG L.SV+3 TO L.SV
                                 GET A LABEL
       $ASG L.SV-2 TO L1.V
$ASG L.SV-1 TO L2.V
       $ASG L.SV TO L3.V
       SOVM
                          SET OVERFLOW MODE
       $IF C.SA&$UNDF
       LCAC :C:
                          LOAD UPPER BOUND :C:
       $ELSE
       LAC : C:, 0
                          LOAD UPPER BOUND :C:
       $ENDIF
                          COMPARE TO :A:
       SUB :A:,0
       BGEZ L$:L1.V:
                          BRANCH IF :A:<=:C:
       $IF C.SA&$UNDF
LCAC :C:
                          RELOAD : C: AS VALUE
       $ELSE
```

SAT

```
LAC :C:,0
                         RELOAD :C: AS VALUE
       $ENDIF
       B L$:L2.V:
                         BRANCH TO CONTINUE
L$:L1.V: EQU $
                         CHECK LOWER
       $IF B.SA&$UNDF
LCAC :B:
                         LOAD LOWER BOUND :B:
       $ELSE
       LAC :B:,0
                         LOAD LOWER BOUND :B:
       $ENDIF
       SUB :A:,0
BLEZ L$:L3.V:
                          COMPARE TO :A:
                         BRANCH IF :A:>:B:
       $IF B.SA&$UNDF
LCAC :B:
                         RELOAD :B: AS VALUE
       $ELSE
       LAC :B:,0
                         RELOAD :B: AS VALUE
       $ENDIF
L$:L2.V: SACL :A:,0
                         RESTORE :A:
L$:L3.V: ROVM
                         CONTINUE
       $END
```

EXAMPLE 1:

0011	SAT A,25,5	50
0001 0005 7F8	BB SOVM	SET OVERFLOW MODE
0002	LCAC 50	SET OVERFLOW MODE LOAD UPPER BOUND 50
0001 003	32 V\$4 EQU 50	
0002 0006 7E3	LACK V\$4	LOAD AC WITH V\$4 COMPARE TO A BRANCH IF A<=50
0003 0007 100	7 SUB A,0	COMPARE TO A
0004 0008 FD0	00 BGEZ L\$1	BRANCH IF A<=50
0009 000	י מנ	
		RELOAD 50 AS VALUE
0001 000A 7E3	12 LACK VS5	LOAD AC WITH V\$5
0002 000N 720		BRANCH TO CONTINUE
0000 001	0.1	
0000 001	ND! IST FOILS	CHECK LOWER LOAD LOWER BOUND 25
0007 000	ND EST ESO S	IOAD LOWER ROUND 25
0000 000	.9 V\$6 EQU 25	HOME HOWER BOOMD 25
0001 0000 751	.9 V90 EQU 23	LOAD AC WITH V\$6 COMPARE TO A
0002 000D 7E1	DACK VSO	COMPARE TO A
0009 000E 100	DIE A,U	COMPARE TO A
		BRANCH IF A>25
0010 001	.3'	DELOID OF 10 WILLE
0011 001	.9 LCAC 25	RELOAD 25 AS VALUE
0001 001	9 VS/ EUU ZS	
	~	
0002 0011 7E1	9 LACK VS7	LOAD AC WITH V\$7
0002 0011 7E1	9 LACK VS7	LOAD AC WITH V\$7 RESTORE A
0002 0011 7E1	.9	LOAD AC WITH V\$7 RESTORE A CONTINUE

EXAMPLE 2:

0013				SAT A	A,C,D	
0001	0014	7F8B		SOVM		SET OVERFLOW MODE
0002	0015	2002"		LAC	D,0	LOAD UPPER BOUND D
0003	0016	1007		SUB	A,0	COMPARE TO A
0004	0017	FD00		BGEZ	L\$8	BRANCH IF A<=D
	0018	001C'				
0005	0019	2002"		LAC	D,0	RELOAD D AS VALUE
0006	001A	F900		В	L\$9	BRANCH TO CONTINUE
	001B	0021				
0007		001C'	L\$8	EQU \$		CHECK LOWER
8000	001C	2000"		LAC	C,0	LOAD LOWER BOUND C
0009	001D	1007		SUB	A,0	COMPARE TO A

0010	001E	FB00		BLEZ	L\$10	BRANCH IF A>C
	001F	00221				
0011	0020	2000"		LAC	C,0	RELOAD C AS VALUE
0012	0021	5007	L\$9	SACL	A,0	RESTORE A
0013	0022	7F8A	L\$10	ROVM		CONTINUE

7.4 STRUCTURED PROGRAMMING MACROS

The program structure macros, PROG and MAIN, need to be used with most of the other macros described in Section 7.3 in order to set up internal symbols and utility variables used by those macros.

Macro Instruction

PROG

PROG - Begin Program

The program directive does two things. First, it defines the module IDT name (the name of the module printed on the link editor memory map listing). More importantly, it initializes several internal symbols used in many of the macros from Section 7.3. Syntax is as follows:

PROG < name>

Where < name> is a string of up to six characters. This name is used to generate:

IDT '< name> '

To end the module, use the assembly language END statement:

END

SOURCE:

```
Prog Routine Initializes Internal Variables, and
      Outputs IDT Statement
       $MACRO
PROG
       $VAR Q
       $ASG TITE TO Q.S
       IDT :Q::A::Q:
* Initialize unique label counter
       $ASG '$$LAB' TO Q.S
       $ASG 0 TO Q.SV
 Assign unique values to indirect symbols
       SASG '*' TO O.S
       $ASG >FOFO TO Q.SV
       $ASG '*+' TO Q.S
       $ASG >FOF1 TO Q.SV
       $ASG '*-' TO Q.S
       $ASG >F0F2 TO Q.SV
       $END
```

MAIN— Begin Main Procedure

MAIN < name>

The MAIN directive begins the main procedure. < name> is the label (created by the macro) of the first instruction of the main routine (up to six characters). MAIN allocates the variables ONE, MINUS, XR0, and XR1 in data RAM (in the DSEG), and initializes ONE to 1, and MINUS to -1.

SOURCE:

```
Main Procedure Definition Macro
   A is Main Program Name (<6 CHAR)
⋆
*
       $MACRO
MAIN
                          PROG SEG
       PSEG
                          ENTRY POINT
       DEF
            :A:
:A:
       EQU $
*
   Initialize Variables
       LACK 1
                          MAKE CONSTANT ONE
                          SAVE IT
       SACL ONE, 0
                          ZERO ACCUMULATOR
       ZAC
       SUB ONE, 0
                          MAKE -1
                          SAVE IT
       SACL MINUS, 0
*
   Data Segment
*
       DSEG
ONE
       BSS
                           CONSTANT ONE
            1
MINUS
       BSS
            1
                           CONSTANT -1
                           TEMP 0
XR0
       BSS
             1
                           TEMP 1
XR1
       BSS
             1
                           ALLOW EXTERNAL USE
             ONE, MINUS
       DEF
       DEF
            XR0,XR1
                           OF VARIABLES
       DEND
                           END OF DATA
        $END
```

EXAMPLES OF PROG AND MAIN USAGE:

	MLIB 'MACROS'	Declare directory of macros,		
*		including PROG and MAIN		
	PROG MACTST	Set up symbol table variables		
*		- -		
4				

```
User's program variables
      DSEG
VAR1
      BSS 1
VAR2
     BSS 1
⋆
¥
      DEND
*
¥
*
*
   Interrupt Routine (user defined)
*
*
*
                                Start of main routine
      MAIN START
*
*
*
   Main Program - Instructions and Macros
      END
LISTING:
                                           Declare directory of macros,
                        MLIB 'MACROS'
 0001 0000
                                           including PROG and MAIN
 0002
                                           Set up symbol table variables
                        PROG MACTST
 0003
 0001
                         IDT
                              'MACTST'
 0004
 0005
                                           User's program variables
                        DSEG
 0006 0000
                       BSS 1
                  VAR1
 0007 0000
                  VAR2 BSS 1
 0008 0001
 0009
                  ⋆
                  ¥
 0010
                  *
 0011
                        DEND
 0012 0002
 0013
                  *
 0014
                  *
 0015
                  *
                     Interrupt Routine (user defined)
 0016
 0017
                  *
 0018
 0019
                                            Start of main routine
                        MAIN START
 0020
                                            PROG SEG
 0001 0000
                         PSEG
                                              ENTRY POINT
                         DEF START
 0002
            0000' START
                           EQU $
 0003
                                            MAKE CONSTANT ONE
 0004 0000 7E01
                         LACK 1
                                            SAVE IT
 0005 0001 5002"
                         SACL ONE, 0
                                            ZERO ACCUMULATOR
 0006 0002 7F89
                         ZAC
                                            MAKE -1
                              ONE,0
 0007 0003 1002"
                         SUB
                                            SAVE IT
                         SACL MINUS, 0
 0008 0004 5003"
                         DSEG
 0009 0002
                         BSS 1
                                            CONSTANT ONE
                  ONE
 0010 0002
 0011 0003
                  MINUS
                         BSS
                              1
                                            CONSTANT -1
 0012 0004
                  XR0
                         BSS
                              1
                                            TEMP 0
                                            TEMP 1
 0013 0005
                  XR1
                         BSS
                                            ALLOW EXTERNAL USE
                               ONE, MINUS
 0014
                         DEF
                                            OF VARIABLES
                         DEF
                              XRO,XR1
 0015
                                            END OF DATA
                         DEND
 0016 0006
 0021
```

7.5 UTILITY SUBROUTINES

The subroutines in this section are called by many of the macros described in Section 7.3. Subroutines are used to save program space. Instead of inserting the code into each macro, the code occurs as a separate subroutine. Since the code is not expanded with each macro call, program space is saved. These routines should be assembled separately from the calling program and linked with the main program.

SOURCE FILE OF UTILITY SUBROUTINES:

```
IDT 'SUBR'
¥
¥
   SUBROUTINES USED AS UTILITIES IN VARIOUS MACRO LANGUAGE EXTENSIONS
\star
   AND SIGNAL PROCESSING LANGUAGE MACROS.
      REF ONE, MINUS
      REF XR0, XR1
*
*
   LDAC$ - Load the accumulator with value found in program memory
           at location pointed to by address on the top of the stack.
      DEF LDAC$
LDAC$ POP
      TBLR XRO
      ADD
           ONE
      PUSH
      LAC
           XR0
      RET
*
  RIP$ - SUBROUTINE USED FOR LOOPED VERSION OF RIPPLE MACRO
*
      DEF RIP$
RIP$
      POP
      TBLR XRO
                           1st argument = length
      LAR ARO, XRO
                           R0 = count
      LARP ARO
      MAR
                           Decrement count
      SAR ARO, XRO
                           Store L-1 in XRO
      ADD ONE
                           Increment argument pointer
      TBLR XR1
                           2nd argument = address
      LAR AR1, XR1
                           Save address in R1
      SACL XR1
                           Save argument pointer
      LAC XRO
                           ACC = L-1
      SAR
           AR1,XR0
                           Get address from R1
      ADD
                           ACC = address + L-1
           XR0
      SACL XRO
                           Save address
      LAR
           AR1,XR0
                           R1 = address pointer
RIP$L LARP AR1
      DMOV *-, ARO
                           Shift data
      BANZ RIP$L
                           Restore argument pointer
      LAC XR1
      ADD ONE
                           Decrement argument pointer
```

```
PUSH
                          Put return address on top of stack
      RET
* LDAX$ - Load accumulator with double word
      DEF LDAX$
                          Get address of constants
LDAX$ POP
                          Read upper half
      TBLR XR1
      ADD ONE
                          Read lower half
      TBLR XRO
      ADD ONE
      PUSH
      ZALH XR1
                          Load upper half
      ADDS XRO
                          Load lower half
      RET
* LDAR$0 - Load Auxiliary Register 0 with word from program memory
       DEF LDAR$0
LDAR$0 POP
                          Get address of word
                          Read word into data memory
       TBLR XRO
                          Load into ARO
       LAR ARO, XRO
       ADD ONE
       PUSH
                          Restore return address
       RET
* LDAR$1 - Load Auxiliary Register 1 with word from program memory
       DEF LDAR$1
                          Get address of word
LDAR$1 POP
                          Read word into data memory
       TBLR XRO
                          Load into AR1
       LAR AR1, XR0
       ADD ONE
       PUSH
                          Restore return address
       RET
 LTK$ - Load T Register with word from program memory
      DEF LTK$
                          Get address of word
LTK$
      POP
      TBLR XRO
                          Read word into data memory
           XR0
      LT
                          Load word into T register
      ADD
          ONE
      PUSH
                          Restore return address
      RET
* Instructions for MOVE macro. There are four different entry
 positions, but all of them use code starting at MOV$M to do
* actual data transfer.
* MOVAB$ - MOVE A,B
MOVABS POP
       TBLR XRO
                          Read A into ARO
       LAR ARO, XRO
       ADD ONE
MOVB$$ TBLR XR0
                          Read B into AR1
       LAR AR1, XR0
       ADD
           ONE
            MOV$M
                          Move data
* MOVA$ - MOVE A,*
```

```
MOVAS POP
       TBLR XRO
                          Move A into ARO
       LAR ARO, XRO
           ONE
       ADD
            MOV$M
* MOVB$ - MOVE *,B
MOVB$ POP
       В
            MOVB$$
                         Move B into AR1
* MOV$$ - MOVE *,*
MOV$$ POP
MOV$M
      TBLR XRO
                          Read number of elements to move
       SACL XR1
                          Save return address
       LARP 0
MOV$L
       LAC *+,0,AR1
                          Move @ARO to ACC
       SACL *+,0,AR0
                          Move ACC to @AR1
       LAC XRO
       SUB
            ONE
                          Decrement loop counter
       SACL XRO
       BNZ MOV$L
                          Loop back for another move
       LAC
            XR1
       ADD
            ONE
       PUSH
                          Restore return address
       RET
           MOVAB$, MOVA$, MOVB$, MOV$$
       DEF
*
*
    SETS$ - Move constant into L positions of data memory
*
SETS$ POP
      TBLR XRO
                          Get 1st argument - constant
      ADD ONE
      TBLR XR1
                          Get 2nd argument - count
      LAR ARO, XR1
                          Use ARO as counter
      LARP 0
          ★_
      MAR
      ADD ONE
      TBLR XR1
                          Get 3rd argument - destination
      LAR AR1, XR1
                          Use AR1 as pointer
      SACL XR1
                          Save return address
      LAC XRO
                          Load constant into accumulator
SET$L LARP 1
      SACL *+,0,ARO
                          Move constant to data memory
      BANZ SET$L
                          Repeat L times
      LAC XR1
      ADD
           ONE
      PUSH
                          Restore return address
      RET
      DEF
          SETS$
*
*
  MOVC$ AND MOVC$1 - Move list of constants to data memory
MOVC$
      POP
                          Get argument pointer
       TBLR XRO
                          1st argument = destination
       LAR AR1, XR0
                          Use AR1 as pointer
       ADD
           ONE
                          Increment argument pointer
       В
            MOVC$M
MOVC$1 POP
MOVC$M TBLR XRO
                          Read length of data
       LAR ARO, XRO
                          ARO is loop counter
       LARP 0
       MAR *-
                         Decrement counter
```

```
ADD ONE
                          Increment argument pointer
MOVC$L LARP 1
                          Read constant
       TBLR *+,ARO
       ADD ONE
       BANZ MOVC$L
                          Loop for length of data
                           Restore return address
       PUSH
       RET
       DEF MOVC$, MOVC$1
* Routines for MOVDAT macro
* MOVA$B - MOVDAT A,B,L
  MOVA$B POP
                             1st Argument is source
         TBLR XRO
         LAR ARO, XRO
                             Increment pointer
         ADD ONE
                             Next argument is destination
  MOVCB$ TBLR XRO
         LAR AR1,XR0
         ADD
                             Increment pointer
              ONE
         В
              MOV$$M
  * MOVC$A - MOVDAT A, *, L or MOVDAT A, , L
  MOVC$A POP
                             Read source argument
         TBLR XRO
         LAR ARO, XRO
                             Increment pointer
         ADD ONE
              MOV$$M
  * MOVC$B - MOVDAT *,B,L or MOVDAT ,B,L
  MOVC$B POP
              MOVCB$
                             Get destination argument
         В
  * MOVC$$ - MOVDAT ,*,L or MOVDAT *,,L or MOVDAT *,*,L
  MOVC$$ POP
                             Save source location
  MOV$$M SAR ARO,XRO
                             Read length
          TBLR XR1
          LAR ARO, XR1
          LARP 0
                             Decrement count
          MAR
              *-
          SACL XR1
                             Save return address
                             Load start address
          LAC XRO
  MOV$$L LARP 1
          TBLR *+, ARO
                             Move to data memory
                             Update source pointer
          ADD ONE
                             Loop on array length
          BANZ MOV$$L
          LAC XR1
          ADD ONE
                             Restore return address
          PUSH
          RET
          DEF MOVA$B, MOVC$A, MOVC$B, MOVC$$
     MOVROM routines
  *
  *
     TBW$$ - MOVROM A,B,L
  TBW$$ POP
          TBLR XRO
                             Read source address
          LAR ARO, XRO ADD ONE
                             Update pointer
                             Read destination address
```

TBWO\$ TBLR XRO

```
LAR AR1,XR0
      ADD ONE
                         Update pointer
           TBW$M
      В
*
  TBW$1 - MOVROM A,*,L or MOVROM A,,L
TBW$1
      POP
       TBLR XRO
                          Read source address
      LAR ARO, XRO
       ADD
           ONE
                          Update pointer
       В
            TBW$M
*
   TBW$0 -
           MOVROM *,B,L or MOVROM ,B,L
TBW$0 POP
            TBW0$
                         Read destination address
       В
  TBW$$ - MOVROM *,*,L or MOVROM *,,L or MOVROM ,*,L
TBW$01 POP
TBW$M SAR AR1,XR0
                          Save destination address
       TBLR XR1
                          Read length of move
       LAR AR1, XR1
      LARP 1
      MAR
                         Decrement counter
       SACL XR1
                          Save return address
       LAC XRO
                         Load destination address
      LARP 0
TBW$L
       TBLW *+,AR1
                         Move data
       ADD ONE
                          Increment pointer
       BANZ TBW$L
                         Loop on length
       LAC XR1
       ADD ONE
       PUSH
                          Restore return address
       RET
       DEF
           TBW$$,TBW$1,TBW$0,TBW$01
       END
```

^{*} End of subroutines

DIGITAL SIGNAL PROCESSING

8. DIGITAL SIGNAL PROCESSING

All of the digital signal processing information presented in this Section 8 has been provided to Texas Instruments by Ronald W. Schafer, Russell M. Mersereau, and Thomas P. Barnwell, III, of Atlanta Signal Processors, Inc., and of Georgia Institute of Technology, School of Electrical Engineering.

The purpose of this section is to review the fundamentals of digital signal processing in order to highlight some of the important features of the digital approach and to illustrate how DSP techniques can be applied. The important issues in sampling analog signals will be presented, followed by a discussion of the basic theory of discrete signals and systems. A description of the basic algorithms that are widely used in applications of DSP techniques is also provided, along with some examples of how DSP can be used in the areas of speech and audio processing and in communications. Referral to references listed in Section 8.7 is indicated by brackets surrounding a reference number.

8.1 A-TO-D AND D-TO-A CONVERSION

In most applications, signals originate in analog form, i.e., as continuously varying patterns or waveforms. Thus, the first step in applying DSP techniques to a signal is to convert from continuous to discrete form, thereby obtaining a representation of the signal in terms of a sequence or array of numbers. In practice, this is called analog-to-digital (A-to-D) conversion.

Once the signal has been represented in discrete form, it can be processed or transformed into another sequence or set of numbers by a numerical computation procedure (see Figure 8-1). There is also the possibility of converting from the discrete representation back to analog form using a digital-to-analog (D-to-A) converter. This last stage is often not necessary, especially when the purpose of digital processing is to automatically extract information from the signal. The study of digital signal processing is concerned with both the A-to-D and D-to-A conversion processes as well as with the analysis and design of numerical processing algorithms. Although it is important to fully understand both aspects, they can be treated somewhat independently.



FIGURE 8-1 — BLOCK DIAGRAM OF DIGITAL SIGNAL PROCESSING

A-to-D conversion is conveniently analyzed by representing it as in Figure 8-2. First, it involves a sampling operation wherein a sequence x[n] is obtained by periodically sampling an analog signal. The samples are:

$$x[n] = x_a(nT), \quad -\infty < n < +\infty$$
 (1)

where T is the sampling period, n is an integer, and 1/T is the sampling frequency or sampling rate with units of samples/s. (The sampling rate is often stated in units of frequency, i.e., Hz or kHz.) In most practical settings, these samples must be represented using binary numbers with finite precision. This involves quantizing the sample values. Thus, the sequence of quantized samples is:

$$\hat{x}[n] = Q[x[n]] \tag{2}$$

where Q[] is a nonlinear transformation, such as rounding or truncating to the nearest allowed amplitude level.




FIGURE 8-2 — ANALOG-TO-DIGITAL CONVERSION PROCESS

8.1.1 Sample Analysis

The important considerations in the sampling operation can be illustrated by a sinusoidal signal:

$$x_{a}(t) = \cos(\omega_{\Omega} t) \tag{3}$$

The resulting sequence of samples is:

$$x[n] = \cos(\omega_{\Omega} nT) \tag{4}$$

With this signal, it is simple to illustrate that there is a fundamentally unique problem in the sampling process, i.e., a given sequence of samples can be obtained by sampling an infinite number of analog signals. For example, consider the signal:

$$x_r(t) = \cos((\omega_0 + 2\pi r/T)t)$$
 (5)

where r is any positive or negative integer. If the sampling period is T, the sampled sequence is:

$$x_r[n] = \cos((\omega_0 + 2\pi r/T)nT) = \cos(\omega_0 nT + 2\pi rn)$$
(6)


Using a familiar trigonometric identity, xr[n] can be expressed as:

$$x_r[n] = \cos(\omega_O nT) \cdot \cos(2\pi rn) - \sin(\omega_O nT) \cdot \sin(2\pi rn)$$
 (7)

and since both n and r are integers:


$$x_r[n] = \cos(\omega_0 nT) = x_0[n]$$
(8)

Thus, the sequences $x_r[n]$ are all identical to $x_0[n]$, or in other words, the frequencies ($\omega_0 + 2\pi r/T$) are indistinguishable from the frequency ω_0 after sampling. This is illustrated in Figure 8-3, where two cosine waves are shown passing through the same sample points. The descriptive term for this confused identity is 'aliasing.' The frequency domain representations of the cosine and its aliases are shown in Figure 8-4. The positive and negative frequency components of the cosine wave at $+ -\omega_0$ are shown together with frequency components at $+ -(\omega_0 + 2\pi/T)$ and at $+ -(\omega_0 - 2\pi/T)$ which produce the identical set of samples when the sampling rate is 1/T.



NOTE: The two cosine waves have the same samples when the sampling period is T.

FIGURE 8-3 — TWO COSINE WAVES SAMPLED WITH PERIOD T



NOTE: The positive and negative frequency components of three cosine waves that have the same samples.

FIGURE 8-4 — FREQUENCY COMPONENTS OF THREE COSINE WAVES

The ambiguity of this situation can be removed by imposing a constraint on the size of ω_0 relative to the sampling frequency $\omega_S = 2\pi/T$ (in radians/s). If $\omega_0 < \pi/T$, then all of the frequencies $\omega_r = (\omega_0 + 2\pi r/T)$ will be larger in magnitude than ω_0 . Thus, there is no ambiguity if it is determined in advance that $\omega_S > 2\omega_0$, i.e., SAMPLING MUST OCCUR AT A RATE THAT IS GREATER THAN TWICE THE HIGHEST FREQUENCY IN THE SIGNAL. This is true in general for any signal whose Fourier transform is bandlimited, as explained in the following paragraphs.

If the above condition is met, it is possible to recover xa(t) from x[n] by continuously interpolating between the samples, using an interpolation formula of the form:

$$\overline{x}_{a}(t) = \sum_{n=-\infty}^{\infty} x[n] \cdot P_{a}(t-nT)$$
(9)

If P_a(t) is a square pulse of duration T, the resulting interpolated waveform (reconstructed signal) has a staircase appearance, as in Figure 8-5. This is a good model for the output of most practical D-to-A converters. A better approximation to the original analog signal can be obtained by smoothing the sharp pulses with a lowpass filter. [1-4] If the effective pulse shape in (9) is:

$$P_{a}(t) = \frac{\sin \frac{\pi}{T} t}{\frac{\pi}{T} t}$$
 (10)

then the original signal $x_a(t)$ can be recovered from the samples x[n] if the Fourier transform of $x_a(t)$ is bandlimited (i.e., identically zero above some frequency which is less than π/T).




FIGURE 8-5 — D-TO-A CONVERSION USING A ZERO-ORDER HOLD

8.1.2 Sample Quantization

The other aspect of A-to-D conversion is concerned with the quantization of the samples. Figure 8-6 shows an eight-level quantizer which illustrates the important aspects of the quantization operation. Each quantization level is represented by a binary number (three bits in this case). Although the assignment of binary codes to the quantization levels is arbitrary, it is obviously advantageous to assign binary symbols in a scheme which permits convenient implementation of arithmetic operations on the samples (e.g., two's complement, as in Figure 8-6).

Once the number of quantization levels has been fixed (usually between 2^8 and 2^{16} for most signal processing applications), the binary numerical representation of the samples is related to the amplitude of the analog signal by the quantization stepsize Δ . The choice of Δ depends upon the peak-to-peak amplitude range of the signal. If the B-bit code is used, then Δ should be chosen so that:

$$\Delta \cdot 2^{B} = \text{Peak-to-peak signal amplitude}$$
 (11)

With this constraint, the maximum error in a sample value would be $+-\Delta/2$, so that in general, the average quantization error will be proportional to Δ . This points up a fundamental dilemma in quantization, i.e., for a fixed stepsize, the relative error becomes large as the sample amplitude decreases. Thus, if signal amplitude varies widely (i.e., the signal has a wide dynamic range), then it may be necessary to use a large number of quantization levels to keep the relative quantization error within acceptable limits. Alternative approaches, often used in speech processing, are the use of either a nonuniform set of quantization levels or the adaptation of the stepsize to the amplitude of the input signal. [2]




FIGURE 8-6 — AN EIGHT LEVEL (THREE-BIT) QUANTIZER

In the uniform stepsize non-adaptive case, it is often useful to represent the quantized signal as:

$$\hat{\mathbf{x}}[\mathbf{n}] = \mathbf{x}[\mathbf{n}] + \mathbf{e}[\mathbf{n}] \tag{12}$$

where e[n] is, by definition, the quantization error. This model for A-to-D conversion is depicted in Figure 8-7. As seen above:

$$-\triangle/2 \le e[n] < +\triangle/2 \tag{13}$$

As a result, the root mean squared value of e[n] is proportional to \triangle , which in turn is inversely proportional to 2^B where B is the number of bits in the binary coded samples. Thus, the signal-to-quantization noise ratio defined as:

 $SNR = 10 \cdot \log_{10} \left(\frac{\text{signal power}}{\text{noise power}} \right)$ (14)

increases by 6 dB for each doubling of the number of quantization levels (i.e., for each additional bit in the word length).

Another important point is that from the viewpoint of statistical measurements, the sequence of noise samples appears to be uniformly distributed in amplitude and uncorrelated from sample to sample whenever the number of quantization levels (bits) is large. Thus, the model of the A-to-D conversion operation in Figure 8-7 consists of an ideal sampler whose output samples are corrupted by an additive white noise whose power increases exponentially as the number of bits/sample decreases.




FIGURE 8-7 — QUANTIZATION AS ADDITIVE NOISE

8.2 BASIC THEORY OF DISCRETE SIGNALS AND SYSTEMS

Since signals are represented in discrete form as sequences of samples, a discrete system or digital signal processor is simply a computational algorithm for transforming an input sequence of samples into an output sequence.

8.2.1 Linear Systems

As in analog systems, a linear system is one which obeys the principle of superposition, and a time-invariant (or in general, shift-invariant) system is one for which the input-to-output transformation algorithm does not change with time. Linear time-invariant systems are exceedingly important because they are relatively easy to design and because they can be used to perform a wide variety of signal processing functions.

As a direct consequence of linearity and time invariance, the output sequence for any linear time-invariant system is obtained from the input sequence by the repeated evaluation of the convolution sum relation:

nput sequence by the repeated evaluation of the convolution sum relation:

$$y[n] = \sum_{k=-\infty}^{\infty} h[k] \cdot x[n-k] \quad -\infty < n < \infty$$
(15)

where h[n] is the response of the system to the unit sample (or impulse) sequence:

$$\delta[n] = \begin{cases} 1 & n=0\\ 0 & n \neq 0 \end{cases} \tag{16}$$

The convolution sum equation is very similar in form to the convolution integral that describes the operation of a continuous-time linear time-invariant system. In contrast to the analog system, however, the convolution sum equation (15) serves not only as a theoretical description of discrete linear time-invariant systems in general, but it can be used to implement certain types of linear systems.

8.2.2 Fourier Transform Representations

As in the analog case, Fourier analysis is a valuable tool in the theory and design of discrete signals and systems. The discrete-time Fourier transform representation is defined by the equations:

$$X(e^{j\omega T}) = \sum_{n=-\infty}^{\infty} x[n] \cdot e^{-j\omega nT}$$
(17A)

$$x[n] = \frac{T}{2\pi} \int_{-\pi}^{\pi} X(e^{j\omega}T)e^{j\omega}nT_{d\omega}$$
 (17B)

The first equation (17A) is a direct Fourier transform of the sequence x[n], and the second equation (17B) is the inverse Fourier transform. A notable property of X(e $j\omega T$) is that it is always a periodic function of ω with period $2\pi/T$.

In the analog case, the Laplace transform is often more useful and convenient than the Fourier transform, because it can be used to represent a wider class of signals and because algebraic expressions involving the Laplace transform are less cumbersome than those involving Fourier transforms. For these same reasons, the z-transform is often preferred to the Fourier transform for discrete sequences. The z-transform representation is defined by:

$$X(z) = \sum_{n=-\infty}^{\infty} x[n] z^{-n}$$
 (18A)

$$x[n] = \frac{1}{2\pi i} \oint_C X(z)z^{n-1}dz$$
 (18B)

where C is a closed contour lying in the region of convergence of the power series in (18A).

Comparison of the Fourier transform (17A) and the z-transform (18A) shows that:

$$X(e^{j\omega T}) = X(z) \Big|_{z = e^{j\omega T}}$$
 (18C)

i.e., the Fourier transform, when it exists, is just the z-transform evaluated on a circle of radius one in the complex z-plane.

One of the most important reasons for the use of frequency domain representations is the result that if y[n] is the output of a linear time-invariant system, then its z-transform (and thus its Fourier transform) satisfies the equation:

$$Y(z) = H(z) \cdot X(z) \tag{19}$$

where H(z) and X(z) are the z-transforms of the unit sample response of the system and the input to the system, respectively. Many of the design techniques which are available are based upon approximating a desired transfer function H(z).

Another advantage of the Fourier transform representation is that it provides a very convenient means of showing the relationship between a sequence of samples and the original analog signal from which the samples were obtained. Specifically, if $x[n] = x_a(nT)$, then:

$$X(e^{j\omega T}) = \frac{1}{T} \sum_{k=-\infty}^{\infty} X_a(\omega + 2\pi k/T)$$
 (20)

where $X_a(\omega)$ is the Fourier transform of the analog signal $x_a(t)$. [1]

From this relationship between the Fourier transform of the sequence x[n] and the Fourier transform of the analog signal, it is clear that what is true for the cosine wave is also true in general. That is, there is a possibility that the images of the analog Fourier transform may overlap and since they are added together, it would be impossible to unscramble the effects of this aliasing distortion. Figure 8-8 illustrates the implications of (20) for two sampling rates. Figure 8-8A shows a bandlimited analog Fourier transform where $X_a(\omega) = 0$ for $|\omega| > \omega_N$. The frequency ω_N is often called the Nyquist frequency. Figure 8-8B shows the Fourier transform of a sequence of samples where the sampling frequency $\omega_N = 2\pi/T$ is such

that $\omega_S < 2\omega_N$. Figure 8-8c shows the case when $\omega_S > 2\omega_N$. No aliasing distortion occurs if $X_a(\omega)$ is bandlimited and if the sampling frequency is greater than twice the Nyquist frequency. Thus, it is essential that analog signals be bandlimited to the proper frequency before sampling. Even if the signal is 'naturally' bandlimited, it is well to remember that since additive noise may have a much broader spectrum than the signal, analog lowpass filtering is almost always necessary prior to sampling. Since it is generally desirable to minimize the sampling rate so as to minimize the computational intensity of the processor, sharp cutoff analog filters may be required. In situations where the expense of such filters is prohibitive, but sufficient numerical processing capability is available, it is possible to use low-order analog filters and and sample at a higher sampling rate to avoid aliasing. Then, the resulting sequence of samples can be filtered digitally and the sampling rate reduced appropriately by decimating (throwing away samples) the digitally filtered sequence. [2] Such techniques are also useful in implementing low-noise A-to-D conversion systems, using delta modulation or other simple digitizing systems. [5]




FIGURE 8-8A — FOURIER TRANSFORM OF ANALOG SIGNAL




FIGURE 8-8B — FOURIER TRANSFORM OF SAMPLES FOR $2\pi/T < 2\omega_{\mbox{\scriptsize N}}$




FIGURE 8-8C — FOURIER TRANSFORM OF SAMPLES FOR $2\pi/T > 2\omega_N$

FIGURE 8-8 — FOURIER TRANSFORM SAMPLING

8.3 DESIGN AND IMPLEMENTATION OF DIGITAL FILTERS

Linear filtering is one of the most important digital signal processing operations. As in the analog system, digital filters can be used for separating signals from noise, for compensating for previous linear distortions, for separating signal components from an additive combination of signals, and in modeling of many classes of signals. Some of the important techniques for implementation and design of digital filters are presented in the following paragraphs.

8.3.1 Digital Filter Structures

There are two classes of linear shift-invariant systems. The first class contains all such systems for which the unit sample response is of finite length, e.g., h[n] = 0 for n < 0 and for n > M. Such systems are called finite duration impulse response (FIR) systems. For such systems, it is clear from the convolution sum equation (15) that:

 $y[n] = \sum_{k=0}^{M} h[k] \cdot x[n-k]$ (21)

so that the computation of each value of the output sequence requires M+1 multiplications and M additions, i.e., the accumulation of M+1 products. Thus, the convolution sum expression can be used to implement FIR systems.

Systems which have infinite duration impulse responses are called IIR systems. In general, it is not feasible to use the convolution sum expression to compute the output of such systems. However, an interesting and useful class of IIR systems does exist. These are systems whose input and output satisfy a linear constant coefficient difference equation of the form:

$$y[n] = \sum_{k=1}^{N} a_k y[n-k] + \sum_{k=0}^{M} b_k x[n-k]$$
 (22)

For such systems, this equation can be used recursively to compute the output from the input sequence and N previously computed output samples. When all the a_K's are zero, (22) reduces to (21) so that (22) turns out to be a general description of all computationally feasible (i.e., realizable) linear time-invariant systems.

By finding the z-transform of both sides of (22), the transfer function of this class of systems is easily found to be:

$$H(z) = \frac{\sum_{k=0}^{M} b_{k}z^{-k}}{\sum_{k=1}^{N} a_{k}z^{-k}}$$
(23)

Since $b_k x[n-k]$ has z-transform $b_k z^{-k} X(z)$, there is a direct correspondence between terms in the numerator and denominator of H(z) in (23) and terms in the difference equation (22).

Block diagrams may be used to depict the computational procedure for implementing a digital filter. Figure 8-9 depicts two systems whose input and output satisfy the difference equation (22) and thus have the same transfer function (23). The operation of addition and multiplication are represented in standard block diagram notation while the delays are represented by systems with transfer functions z-1.(M = N = 4 is used for convenience only.) Figure 8-9A shows the direct representation of the difference equation (22). This is sometimes called the Direct Form I structure for a system with transfer function (23). If N = 0 (i.e., all the a_K 's are zero), then the system is a FIR system. Thus, the left half of Figure 8-9A is illustrative of the general Direct Form implementation of a FIR system. Also note that in general the left half implements the numerator (or zeros) of H(z) while the right half implements the denominator (or poles) of the transfer function.




FIGURE 8-9A — DIRECT FORM I




FIGURE 8-9B — DIRECT FORM II
FIGURE 8-9 — DIRECT FORMS I AND II

Figure 8-9B is obtained from Figure 8-9A. For linear time-invariant systems in cascade, the overall transfer function is the product of the individual transfer functions. Thus, the overall transfer function is the same regardless of the order in which the systems are cascaded. If the two subsystems of Figure 8-9A are interchanged, the delay chains of the two systems can be combined. This structure is often called the Direct Form II. Both forms require the same number of arithmetic operations, but the Direct Form II requires up to 50 percent fewer memory registers for storing the past values of the input and output. It is important to understand that although both forms have the same overall transfer function, they correspond to difference equations. The difference equation for Figure 8-9A is given in (22) while the set of difference equations represented by Figure 8-9B is:

$$w[n] = \sum_{k=1}^{N} a_k w[n-k] + x[n]$$
 (24A)

$$y[n] = \sum_{k=0}^{M} b_k w[n-k]$$
 (24B)

Other structures (sets of difference equations) can be found for implementing a given rational transfer function such as (23). The cascade form is obtained by factoring the numerator and denominator of H(z) into second-order factors and pairing numerator and denominator factors to form:

$$H(z) = A \cdot \prod_{k=1}^{\frac{N}{2}} \left(\frac{1 + b_{1k}z^{-1} + b_{2k}z^{-2}}{1 - a_{1k}z^{-1} - a_{2k}z^{-2}} \right)$$
 (25)

For simplicity it is assumed that N is even. When N is odd or when $M \neq N$, some of the coefficients in (25) will be zero. The structure suggested by (25) can be implemented with a cascade of second-order sections implemented in any desired form. Figure 8-10 shows an example for N = 4.




FIGURE 8-10 — CASCADE STRUCTURE FOR N = 4

The corresponding set of difference equations is:

$$y_0[n] = A \cdot x[n] \tag{26A}$$

$$w_k[n] = a_{1k}w_k[n-1] + a_{2k}w_k[n-2] + y_{k-1}[n]$$
 $k = 1, 2, ..., N/2$ (26B)

$$y_k[n] = w_k[n] + b_{1k}w_k[n-1] + b_{2k}w_k[n-2]$$
 $k = 1, 2, ..., N/2$ (26C)

$$y[n] = y_{N}[n]$$

$$\overline{2}$$
(26D)

Still another form for the general transfer function of (25) is obtained from a partial fraction expansion of H(z) in the form of:

$$H(z) = A_0 + \sum_{k=1}^{N} \frac{b_{0k} + b_{1k}z^{-1}}{1 - a_{1k}z^{-1} - a_{2k}z^{-2}}$$
(27)

The set of difference equations corresponding to this form of the transfer function is:

$$w_k[n] = a_{1k}w_k[n-1] + a_{2k}w_k[n-2] + x[n]$$
 $k = 1, 2, ..., N/2$ (28A)

$$y_k[n] = b_{0k}w_k[n] + b_{1k}w_k[n-1]$$
 $k = 1, 2, ..., N/2$ (28B)

$$y[n] = A_0x[n] + \sum_{k=1}^{\frac{N}{2}} y_k[n]$$
 (28C)

There is literally an infinite number of alternative structures for implementing a digital filter with a given transfer function, but the ones discussed above are the most commonly used because of the ease with which they can be obtained from the transfer function and, in the case of the cascade and parallel forms, because they are relatively insensitive to coefficient quantization and round-off errors. It is important to note that the basic arithmetic process in digital filtering is multiplication of a delayed sequence value by a fixed coefficient, followed by the accumulation of the result. This is a built-in operation of the TMS32010.

8.3.2 Digital Filter Design

A number of ways to implement a linear time-invariant system having a rational transfer function have been presented. Designing the system to meet a set of prescribed specifications is equally important. The specifications for a filter design are most frequently applied to the frequency response of the filter, i.e., to the Fourier transform of the impulse response. For example, a frequency selective filter, such as a lowpass, bandpass, highpass, or bandstop filter, may be required; or an approximation of a differentiator frequency response (i.e., $j\omega$), or a 90-degree phase shift, or in the case of compensators or equalizers, an approximation of the reciprocal of some given frequency response may be desired. In all these cases, the designer is concerned with finding the b_k 's in the FIR case, or the a_k 's and b_k 's in the IIR case, so that the corresponding $H(ej\omega^T)$ approximates a desired function according to some approximation error criterion. Many approximation techniques exist, and it is possible to design very accurate approximations to a wide variety of frequency responses.

A valuable collection of digital filter design programs is available from IEEE Press. [6] A reader who wants to use these programs or to write design programs is encouraged to consult the texts and reference books [1,3,7] on digital signal processing to obtain a complete understanding of each method. The following paragraphs include a survey of the important techniques, along with the advantages and limitations of each one.

The design of IIR filters has traditionally been based upon the transformation of an analog filter approximation to a digital filter. The basic approaches are impulse invariance and bilinear transformation. The former approach is based upon defining the unit sample response of the digital filter to be the sequence obtained by sampling the impulse response of an analog filter. In this case, the analog filter must

be designed so that the resulting digital filter will meet its specifications. Because of the aliasing inherent in sampling, the impulse invariance method is not effective for highpass or bandstop filter types, and the detailed shape of the analog frequency response is preserved only in highly bandlimited cases, such as lowpass filters with high stopband attenuation.

In the bilinear transformation method, the system function H(z) of the digital filter is obtained by an algebraic (bilinear) transformation of the system function (Laplace transform of the impulse response) of an analog filter, i.e., the Laplace variable s is replaced by 2(1-z-1)/(1+z-1). Because the bilinear transformation causes a warping of the j ω -axis of the s-plane onto the unit circle of the z-plane, the bilinear transformation method is useful primarily for the design of frequency selective filters where the frequency response consists of flat passbands and stopbands. The passband and stopband cutoff frequencies of the analog filter must be 'prewarped' so that the resulting digital filter meets its specifications. Because the bilinear transformation maps the entire jw-axis of the s-plane onto the unit circle, the equiripple amplitude response of an elliptic filter will be preserved. Thus, optimal magnitude responses can be obtained for IIR filters using bilinear transformation of analog elliptic filters.

A major reason that the above methods are widely used is the existence of a variety of approximation methods for analog frequency selective filters. That is, one can use the Butterworth, Bessel, Chebyshev, or elliptic filter approximation methods for the analog filter and then simply transform the analog filter to a digital filter by either the impulse invariance or bilinear transformation methods. As an illustration of this general method, Figure 8-11A shows the magnitude response and Figure 8-11B shows the phase response of a fourth-order elliptic filter obtained by the bilinear transformation method. The difference equations for implementation of this filter as a cascade of two second-order Direct Form II sections are:

$$y_0[n] = 0.11928 \cdot x[n]$$
 (29A)

$$w_1[n] = 0.34863 \cdot w_1[n-1] - 0.17168 \cdot w_1[n-2] + y_0[n]$$
 (29B)

$$y_1[n] = w_1[n] + 1.8345 \cdot w_1[n-1] + w_1[n-2]$$
 (29C)

$$w_2[n] = -0.12362 \cdot w_2[n-1] - 0.71406 \cdot w_2[n-2] + y_1[n]$$
 (29D)

$$y_2[n] = w_2[n] + 1.26185 \cdot w_2[n-1] + w_2[n-2]$$
 (29E)

$$y[n] = y_2[n]$$
 (29F)

The block diagram representation for the above set of difference equations is identical to Figure 8-10, with the appropriate identification of the coefficients.





FIGURE 8-11A — LOG MAGNITUDE OF FREQUENCY RESPONSE



NORMALIZED FREQUENCY (RADIANS/SAMPLE)
FIGURE 8-11B — PHASE ANGLE OF FREQUENCY RESPONSE

FIGURE 8-11 — FOURTH-ORDER ELLIPTIC DIGITAL FILTER

It is relatively simple to design IIR filters using tables of analog filter designs and a calculator. Alternatively, a program for designing IIR digital filters by bilinear transformation of Butterworth, Chebyshev, and elliptic filters has been given by Dehner in the IEEE Press Book. [6, Section 6.1]

The bilinear transformation method can be termed a 'closed form' solution to the IIR digital filter design problem in the sense that an analog filter can be found in a non-iterative manner to meet a set of prescribed approximation error specifications, and then the digital filter can be obtained in a straightforward way by applying the bilinear transformation.

Another approach is as follows:

- 1) Define an ideal frequency response function,
- 2) Set up an approximation error criterion,
- 3) Pick an implementation structure, i.e., order of numerator and denominator of H(z), cascade, parallel, or direct form,
- 4) Vary the filter coefficients systematically to minimize the approximation error criterion,
- 5) If the approximation is not good enough, increase the order of the system and repeat the design process.

A variety of such iterative design techniques have been proposed for both IIR and FIR filters. Deczky has developed a design program which minimizes a pth-order error norm. It is capable of both magnitude and group delay (negative derivative of phase with respect to frequency) approximations. [6, Section 6.2] Another optimization program for magnitude approximations only has been written by Dolan and Kaiser. [6, Section 6.3] Both this program and the Deczky program assume that the transfer function H(z) is a product of second-order factors.

Somewhat different approaches have been developed for the design of FIR filters, since there really is no counterpart of the FIR filter for the analog system. In addition, FIR discrete-time filters can have an exactly linear phase response. Since a linear phase response corresponds to only a delay, attention can be focused on approximating the desired magnitude response without concern for the phase. In most IIR design methods, the phase is ignored, and one is forced to accept whatever phase distortion is imposed by the design procedure. The condition for linear phase of a causal FIR system is the symmetry condition:

$$h[n] = \pm h[M-n] \qquad 0 \le n \le M$$

$$= 0 \qquad \text{otherwise}$$
(30)

In the case of the + sign in (30), the frequency response will be:

$$H(e^{j\omega T}) = R(\omega T) \cdot e^{-j\omega T} \left(\frac{M}{2}\right)$$
(31)

where $R(\omega T)$ is a real function of frequency. Such frequency responses are appropriate for approximating frequency selective filters. In the case of the minus sign in (30):

$$H(e^{j\omega T}) = jI(\omega T) \cdot e^{-j\omega T} \left(\frac{M}{2}\right)$$
(32)


where $I(\omega T)$ is also a real function of frequency. Such frequency responses are required for approximating differentiators and Hilbert transformers (90-degree phase shifters).

The most straightforward approach to the design of FIR filters is a technique often called the 'window method.' In this approach, an ideal frequency response function is first defined. Then, the corresponding ideal impulse response is determined by evaluating the inverse Fourier transform of the ideal frequency response. (In picking the ideal frequency response, the linear phase condition may or may not be applied depending on what is most appropriate.) The ideal impulse response will in general be of infinite length. An approximate impulse response is computed by truncating the ideal impulse response to a finite number of samples and tapering the remaining samples with a window function. With appropriate choice of the window function, a smooth approximation to the ideal frequency response is obtained even at points of discontinuity. Many window functions have been proposed, but the most useful window for filter design is perhaps the one proposed by Kaiser [8] since it has a parameter which, in conjunction with the window length, can be used systematically to trade off between approximation error in slowly varying regions of the ideal response (e.g., the stopband) and sharpness of transition at discontinuities of the ideal frequency response. A program for window design of FIR frequency selective filters is given by Rabiner and McGonegal [6, Section 5.2]

FIR filters designed by the window method are not optimal, but in many cases the flexibility and simplicity of the method outweigh the relatively small cost of increased filter length. In cases where optimal designs are required for computationally efficient implementations, the Parks-McClellan algorithm can be used to obtain equiripple or Chebyshev-type approximations. Such designs are optimal in the sense of having the sharpest transitions between passbands and stopbands for a given filter length and approximation error. This iterative algorithm is based upon the principles of the Remez exchange algorithm. A program written by McClellan, Parks, and Rabiner is capable of designing frequency selective FIR filters as well as differentiators and 90-degree phase shifters. [6, Section 5.1] An example of the type of filters obtainable by this method is shown in Figure 8-12. Only the magnitude response is shown since the phase is linear. The impulse response of this system is given in Figure 8-13. With the symmetry of h[k], the difference equation for computing the filtered output is:

$$y[n] = h[16] \cdot x[n-16] + \sum_{k=0}^{15} h[k][x[n-k] + x[n+k-32]]$$
(33)

where h[k] is as given in Figure 8-13. (Note that M = 32.)



NOTE: This FIR lowpass filter was designed by the Parks-McClellan algorithm (M = 32). The phase is linear with slope corresponding to a delay of 16 samples.

FIGURE 8-12 — FREQUENCY RESPONSE OF FIR LOWPASS FILTER

IMPULSE RESPONSE OF EQUIRIPPLE LOWPASS FILTER

```
H(0) = 58211200E-02 = H(32)
H(1)
     = 12569420E-01 = H(31)
H(2)
     = 11188270E-01 = H(30)
H(3)
     = 49952310E-02 = H(29)
H(4) = 14605940E-01 = H(28)
H(5) = 29798820E-02 = H(27)
H(6) = 22352550E-01 = H(26)
H(7) = 42574740E-02 = H(25)
H(8) = 30249490E-01 = H(24)
H(9)
     = 17506790E-01 = H(23)
H(10) = 37882950E-01 = H(22)
H(11) = 41403080E-01 = H(21)
H(12) = 44224020E-01 = H(20)
H(13) = 91748770E-01 = H(19)
H(14) = 48421950E-01 = H(18)
H(15) = 31334940E-00 = H(17)
H(16) = 54989020E-00 = H(16)
```

FIGURE 8-13 — IMPULSE RESPONSE OF EQUIRIPPLE LOWPASS FILTER

8.4 QUANTIZATION EFFECTS

When digital filters are implemented on any computer, the finite precision of the machine can lead to deviations from ideal performance. Problems which arise are due to quantization of the coefficients of the difference equation and roundoff of products prior to accumulation or roundoff of accumulated products.

When a discrete system is designed to meet a certain set of specifications, the design program usually will compute the filter coefficients using floating-point arithmetic and the output of the design program will be a set of coefficients specified to at least 32-bit floating-point precision. When these coefficients are used in a fixed-point implementation, it is generally necessary to quantize the coefficients to fewer bits, e.g., 16 bits. The resulting frequency response will differ from the original design. It may not meet the original specifications and may even be unstable. This is analogous to the component tolerance problem in implementing analog active filters. Sensitivity of the frequency response to errors in a given coefficient is dependent upon the nature of the desired frequency response, and thus it is difficult to obtain theoretical results with wide generality. However, it is well established both theoretically and experimentally that the direct-form implementation structures for high-order filters are in general much more sensitive to coefficient quantization errors than the equivalent cascade or parallel-form implementations using second-order sections. Therefore, these structures are generally to be preferred in small word-length implementations.

The design program of Dehner [6, Section 6.1] has an option for optimizing filter response with constraints on word length. Steiglitz and Ladendorf have also given an iterative program for designing finite word-length IIR filters. [6, Section 6.4] A program for finite word-length design of FIR filters has been written by Heute. [6, Section 5.4]

Another source of imperfection in implementing digital filters is the 'roundoff noise' that results from quantization of intermediate computations in the difference equation. This problem is particularly acute in IIR filters, where the recursive nature of the implementation algorithm leads to a required word-length that increases linearly with time or to errors which propagate to future computations. For example, with 16-bit input samples and 16-bit coefficients, the first output value will require up to 32-bits for its representation, and in a recursive filter, the next output value will require 32 + 16, etc. Thus, the products continually must be reduced to fit the word length of the processor. However, the TMS320 has a full 32-bit

accumulator so that 16-bit by 16-bit products need not be rounded before addition. Thus, in implementing digital filters, each output value can be computed with 32-bit precision and then rounded to 16-bits for output or for storage of delayed variables.

It can be seen from (21) and (22) that in implementing digital filters, the basic operation is a multiply followed by an accumulate (addition of the product to the sum of previously computed products). An obvious additional problem is the danger of overflow of the accumulator word length. Overflow can be eliminated as a problem by using floating-point arithmetic. However, this leads to quantization of both sums and products, and implementation for floating-point arithmetic leads to much higher costs in processors like the TMS320.

Rounding in digital filter implementations leads to errors in the output of the filters. In many cases, these errors can be modeled as additive noise which is generated by noise sources in the filter structure. (This is analogous to thermal noise generated by resistors in analog active filters.) In other cases, the nonlinear nature of the quantization of products or overflow can lead to a much different effect, i.e., periodic patterns of error samples are generated in the output. These 'limit cycles' are particularly troublesome in situations where the input becomes zero for lengthy intervals. Certain structures have been found which are free of limit cycle behavior. However, these require somewhat more computation than the standard forms. [9] An important point is that limit cycles cannot exist in the output of FIR filters. Since there is no feedback, the output of a FIR system obviously becomes zero if the input is zero over an interval equal to or greater than the length of the unit sample response. [1,3,7]

8.5 SPECTRUM ANALYSIS

Spectrum analysis is another major area of digital signal processing. Spectrum analysis consists of a collection of techniques which are directed either toward the computation of the Fourier transform of a deterministic signal or toward estimation of the power spectral density of a random signal. In the following paragraphs are presented the important concepts and algorithms in discrete-time spectrum analysis.

8.5.1 Discrete Fourier Transform (DFT)

The discrete Fourier transform (DFT) of a finite length sequence is defined as:

$$X[k] = \sum_{n=0}^{N-1} x[n] e^{-j2\pi kn/N} \qquad 0 \le k \le N-1$$
(34)

The DFT is simply a sampled version of the discrete-time Fourier transform of x[n], i.e.:

$$X[k] = X(e^{j\omega kT})$$
 (35)

where $\omega_k = 2\pi k/(NT)$, k = 0,1,...,N-1. Thus, the DFT is a set of samples of the discrete-time Fourier transform at N equally spaced frequencies from zero frequency up to (but not including) the sampling frequency ws $= 2\pi/T$.

The inverse discrete Fourier transform (IDFT) is:

$$x[n] = \frac{1}{N} \sum_{k=0}^{N-1} X[k] e^{j2\pi kn/N} \quad 0 \le n \le N-1$$
 (36)

The DFT (34) and its inverse (36) provide an exact Fourier representation for finite length sequences. However, an important property of the IDFT relation (36) is that if it is evaluated for values of n outside the interval $0 \le n \le N-1$, the result is not zero but rather a periodic repetition of x[n]. Thus, the DFT analysis and synthesis pair, (34) and (36), can also be thought of as a Fourier series representation for periodic sequences. Whether (34) and (36) represent a finite-length sequence or a periodic sequence is only a matter of what is assumed about the sequence outside the interval $0 \le n \le N-1$. Nevertheless, (36) does repeat periodically outside the interval if it is evaluated there, and it is this property that leads to a need to be careful in its use and also to efficient computational algorithms for its evaluation. [1]

8.5.2 Fast Fourier Transform (FFT)

The fast Fourier transform (FFT) is a generic term for a collection of algorithms for efficiently evaluating the DFT or IDFT. These algorithms are all based upon the general principle of breaking down the computation of the N accumulations of N products (N² multiplications and additions) called for by either (34) or (36) into a number of smaller DFT-like computations. Because of the periodicity and the symmetry of the quantities e-j2pkn/N, many of the multiplications and additions can be eliminated. In fact, by increasing the control and indexing aspects of the algorithm, the amount of numerical computation can be reduced to be proportional to N.log N rather than proportional to N². For large N, the savings in arithmetic computation can be several orders of magnitude.

The basic arithmetic operation in a FFT algorithm is a (complex) multiply-accumulate operation, which can be easily and efficiently realized with the TMS32010. The details of many FFT algorithms can be found in references and textbooks on digital signal processing. [1,3,7]

A number of FORTRAN programs for FFT algorithms are contained in the IEEE Press Book. [6, Section 1] They range in complexity from very simple programs where N must be a power of two, to more complex (and thus more efficient) mixed radix algorithms. Although these programs cannot be run directly on the TMS32010, they do serve as a convenient and readable description of the algorithm which could be translated readily into a TMS32010 program.

8.5.3 Uses of the DFT and FFT

Since highly efficient computation of the DFT is possible, and since Fourier analysis is such a fundamental concept in signal and system theory, it is natural that many uses have been found for the DFT. One major class of applications is in the computation of convolutions or correlations. If x[n] and h[n] are convolved to produce y[n] (i.e., linear filtering), then the Fourier transforms of these sequences are related by:

$$Y(e^{j\omega}T) = H(e^{j\omega}T) \cdot X(e^{j\omega}T)$$
(37)

Since the DFT is just a sampled version of the discrete-time Fourier transform, it is also true that:

$$Y[k] = H[k] \cdot X[k] \qquad 0 \le k \le N-1$$
 (38)

and if x[n], h[n], and the y[n] resulting from their convolution are all less than or equal to N in length, then y[n] can be computed as the IDFT of Y[k] in (38). Due to the great efficiency of the FFT, it may be more efficient in some cases to compute X[k] and H[k], multiply them together, and then compute y[n] using the IFFT than to compute y[n] directly by discrete convolution. Such a scheme is depicted in Figure 8-14. Since correlations can be computed by time-reversing one of the sequences before convolution, Figure 8-14 also represents a technique for computing both auto- and cross-correlation functions.




FIGURE 8-14 — A DISCRETE CONVOLUTION USING THE FFT

When the lengths of the sequences are larger than the available random access memory, or when real-time operation with minimal delay is required, there are schemes whereby the output can be computed in sections. [1.3,7]

Another use of the DFT/FFT is in the computation of estimates of the Fourier transform or the power spectrum of an analog signal. The three basic concerns in this application are depicted in Figure 8-15. First, the analog signal $x_a(t)$ must be sampled, and thus the spectrum of $x_a(t)$ must be lowpass-filtered so as to minimize the aliasing distortion introduced by the sampling operation. The second major concern is a result of the fact that the DFT/FFT applies to finite length sequences. Thus, no matter how many samples of the input signal are available, there will always be a need to truncate the input signal to a practical length for the FFT computation. This can be represented as a windowing operation, i.e., a finite length sequence is obtained from x[n] by:

$$y[n] = w[n] \cdot x[n] \qquad 0 \le n \le N-1$$

$$= 0 \qquad \text{otherwise}$$
(39)

Thus, the Fourier transform of y[n] is:

$$Y(e^{j\omega T}) = \frac{1}{2\pi} \int_{-\pi}^{\pi} X(e^{j\theta T}) \cdot W(e^{j(\omega - \theta)T}) d\theta$$
(40)

where $X(e^{j\omega T})$ is the Fourier transform of the input signal, and $W(e^{j\omega T})$ is the Fourier transform of the window. From (40), it is clear that $Y(e^{j\omega T})$ is a 'blurred' or 'smeared' version of the desired $X(e^{j\omega T})$, and that it is desirable that $W(e^{j\omega T})$ be highly concentrated around zero frequency so that it 'looks like' an impulse compared to the detailed variations of $X(e^{j\omega T})$. Then, $Y(e^{j\omega T})$ will not differ appreciably from the desired $X(e^{j\omega T})$. This can be accomplished by adjusting the length N and the shape of the window w[n]. [1-3]




FIGURE 8-15 — ESTIMATION OF FOURIER TRANSFORM OF AN ANALOG SIGNAL

In cases where the signal is modeled realistically as a stationary random process, the above procedure can be used as a basis for the estimation of the power spectrum. In order to smooth the statistical irregularities that arise in computing Fourier transforms of finite-length segments of a random signal, it is common to compute discrete Fourier transforms of windowed segments of the signal, and then average the squared magnitude of each transform. [1-3]

In situations where the signal is non-stationary, it is also common to compute discrete Fourier transforms of successive (either overlapping or non-overlapping) segments of the waveform, but instead of averaging the transforms, each transform is thought of as being representative of the signal in the time interval to which it corresponds. This leads to the concept of a short-time or running Fourier transform which is a function of both time and frequency. [2] This approach to spectrum analysis is widely used in speech, radar, and sonar signal processing. Figure 8-16 shows an example of a running spectrum of a doppler radar

signal. The plot shows a succession of DFTs of the complex radar return signal. Evident in the plot is a strong time-varying component due to target rotation along with considerable noise. [10]




FIGURE 8-16 — SHORT-TIME FOURIER ANALYSIS OF A DOPPLER RADAR SIGNAL

8.5.4 Autoregressive Model

Another approach to spectrum analysis is based upon the assumption of a functional model for the signal, and the subsequent estimation of the parameters of the model. [6] A widely used model asssumes that the signal x[n] is the output of a discrete-time linear system whose input and output satisfy a difference equation of:

 $x[n] = \sum_{k=1}^{N} a_k x[n-k] + G \cdot u[n]$ (41)

where the spectrum of the model input u[n] is flat. Estimation of the model parameters requires that an estimate be made of the filter coefficients a_k , the gain constant G, and perhaps some properties of the input to the model u[n]. The transfer function of the difference equation (41) is:

$$H(z) = \frac{G}{N \atop 1 - \sum_{k=1}^{N} a_k z^{-k}}$$

Thus, such models are often called all-pole models. Three basic types of excitations are generally assumed for the model. When purely transient signals consisting of damped oscillations are modeled, it is generally appropriate to use a unit impulse as the input to the model. When periodic signals (such as voiced speech) are modeled, the input is assumed to be a periodic impulse train. In cases where the signal is random and continuing in nature, the input is assumed to be white noise with unit variance. In all these cases, since the inputs all have flat spectra, the transfer function of the system determines the spectrum of the output of the model. Thus, if a given signal is assumed to be the output of the above model, then the determination of H(z) for the model is tantamount to determining the spectrum of the signal.

A number of techniques for determining the parameters ak of H(z) have been developed. Terms, such as autoregressive modeling, linear predictive analysis, linear predictive coding (LPC), the Burg method, maximum entropy method (MEM), and maximum likelihood method (MLM), are all associated with methods of estimating the parameters of such all-pole signal models. Although the details of these

methods differ, it is fair to say that most of the available methods can be shown to be equivalent to the solution of a set of N linear equations:


$$\sum_{k=1}^{N} a_k \cdot R[k,m] = R[0,m] \qquad m = 1, 2, ..., N$$
(43)

where R[k,m] is a correlation-type function:

$$R[k,m] = \sum_{n} x[n-k] \cdot x[n-m]$$
 (44)

where the sum is carried out over a finite interval of the signal. Both the computation of R[k,m] and the solution of the set of linear equations by techniques such as the Levinson recursion [2,11,12] involve the repetitive use of the basic multiply-accumulate operation. These computations can be easily and efficiently implemented on the TMS32010.

Because the computation of the correlations R[k,m] can be based upon either a small or a large number of samples of the signal, either a short-time or a long-time estimate of the signal model (and thus of the signal spectrum) can be obtained. Thus, the autoregressive modeling approach can be applied to either stationary or nonstationary signals just as in the case of Fourier analysis. As an example, Figure 8-17 shows a spectrum estimate for several successive short segments of a speech signal. The spectral peaks, which correspond to poles of the model transfer function, result from resonances of the vocal system which produced the speech signal. These resonances are called 'formant frequencies', and they are characteristic of the sound being produced during each respective analysis interval. Spectrum analysis of this type is a cornerstone of much of the recent work in speech synthesis and speech recognition. [2,12]



NOTE: In this short-time autoregressive spectrum estimation for speech signals, the lower spectra correspond to later analysis times.

FIGURE 8-17 — SPECTRUM ESTIMATION FOR SPEECH SIGNALS

8.6 POTENTIAL DSP APPLICATIONS FOR THE TMS32010

From the discussion of the fundamentals of digital signal processing, it can be seen that the architecture of the TMS32010 is especially well suited to implementation of the basic DSP algorithms for recursive and nonrecursive linear filtering, discrete Fourier transformation, autoregressive modeling, and spectrum analysis. In the following paragraphs will be described some of the basic applications of DSP techniques and the TMS32010 in the areas of speech and audio processing and communications.

8.6.1 Speech and Audio Processing

In the field of speech and audio processing, there are three major application areas: 1) digital coding for storage and transmission, 2) automatic recognition and classification of speech and speakers, and 3) processing for enhancement and modification of speech signals.

The speech and audio coding area is very diverse, and its importance is growing rapidly as both storage (recording) and transmission systems are rapidly moving in the digital direction. In all digital coding applications, the basic concern is to encode sampled speech (or audio) signals with as low a bit-rate as possible while maintaining an acceptable level of perceived quality. Generally, this must be done within limits on the size, complexity, and cost of the encoding and decoding system.

The 'digital audio' area is rapidly becoming a major area of commercial exploitation of DSP. In this field, the emphasis is on high quality reproduction of the signal. Signals are typically sampled with 14-to-16 bit precision at sampling rates upwards of 40 kHz. Potential areas of application of DSP techniques by the TMS32010 include the use of digital filtering together with simple A-to-D converters such as delta modulators operating at very high sampling rates to obtain high quality sampling and quantization at low cost, the use of digital filters for changing sampling rates, and high-speed coding and decoding (in the information theory sense) of samples for error protection and detection. A variety of other applications in the audio area are possible if the audio signal is available in digital form. These include delay and reverberation systems and sophisticated mixing and editing systems. Another example is in the implementation of electronic musical instruments.

The speech coding area is wide in range and diverse due to the fact that the quality of the encoded speech is not the only criterion in many applications. Often, simplicity of hardware implementation, bit-rate for transmission or storage, or robustness to errors in transmission are major concerns. This has led to the development of a multitude of coding schemes, all of which exploit one or more of the basic algorithms of DSP discussed above, and each of which has its own set of advantages and disadvantages.

Perhaps the simplest class of coders is based upon the principle of faithful reproduction of the speech waveform. Such schemes as deltamodulation, differential PCM, and nonlinear companding are examples. These systems may involve adaptive or fixed quantizers and adaptive or fixed predictors to achieve data rates ranging from about 10 kbits/s to well over 1 megabit/s. Recursive and nonrecursive digital filtering and autoregressive spectrum analysis are fundamental to most of these systems.

Another class of speech coders combines the principle of waveform replication with knowledge of the ear's lack of sensitivity to certain frequency domain distortions to obtain high perceptual quality at bit rates in the 5-to-10 kbit/s range. Examples include sub-band coding, where the speech is broken up into frequency bands before quantization, and transform coding, where blocks of speech samples are transformed using the cosine transform (a close relative of the DFT) and then the transform values are quantized rather than the speech samples themselves. In the former case, the basic operations are digital filtering and adaptive quantization, and in the latter case, the basic operations are Fourier transformation and adaptive quantization. These systems may be too complex to be implemented with a single TMS32010 chip. However, several processors can be used together since it is relatively straightforward to divide the system into parts which can operate in parallel or in pipeline fashion.

8

In the third class of speech coding systems, there is no attempt to replicate the waveform of the speech signal. Instead, the objective is to incorporate both the physics of speech production and the psychophysics of speech perception into a system which produces speech which is intelligible and otherwise perceptually acceptable. Such systems are often called vocoders, and there are many such schemes. However, recent interest centers primarily on the class of linear predictive (LPC) vocoders. These systems are based upon an autoregressive all-pole model of the form discussed earlier. The LPC vocoder analyzer system involves the estimation of the coefficients of the digital filter in the model and the estimation of the parameters of the excitation to the model. The computation of the correlation values and the recursive solution for the filter coefficients are basic operations that can be efficiently implemented on the TMS32010. Speech is encoded in this system by quantizing the parameters of the model. Speech is decoded from these parameters by actually controlling a simulation of the model with the time-varying estimated parameters. This model consists of an all-pole digital filter excited by either white noise or a periodic impulse train. The TMS32010 is capable of generating the excitation as well as implementing the computations of the difference equation in real-time at speech sampling rates. (Alternatively, special purpose LPC speech synthesizer chips, such as the Texas Instruments TMS5100, 5200, or 5220, also can be used for speech synthesis from an LPC model.)

One of the most exciting areas of speech processing is the area of voice input to computers. This includes a wide range of considerations, such as isolated word recognition, connected speech recognition, speaker verification, and speaker identification. These systems typically break down into a 'front end' analysis or feature extraction stage, then a pattern comparison stage, followed by a classification stage. Features used to represent speech signals for pattern recognition generally are derived either from an LPC spectrum analysis or a short-time Fourier spectrum analysis. Distance measures for comparing speech patterns are generally in the form of an inner product of feature vectors, which involves simply a multiply-accumulate operation. Another important operation is the time alignment of speech patterns so as to take into account differences in articulation and speaking rate. This is often accomplished using a dynamic programming algorithm. All of these operations can be readily accomplished in real-time at speech sampling rates using a system composed of several TMS32010 processors.


8.6.2 Communications

Digital signal processing has made a major impact in the general area of communications. In addition to applications such as speech waveform coding, DSP hardware is being used in the design of digital modems for communicating discrete information over voice-grade telephone channels, for signal conversion, and for the digital realization of such familiar components as filters, correlators, frequency references, and mixers.

As a specific example, a TMS32010 chip might be applied in the implementation of a digital modem operating on a voice-grade telephone line. Digital processing has had a major impact on the design of high-speed digital modems, not only because of cost, but also because these systems need to be adaptive. In fact, all modems operating over voice-grade telephone lines at data rates in excess of 1200 bits/s require some sort of adaptive channel equalization. The frequency response of such telephone lines extends from about 300 Hz to 3300 Hz. While the magnitude response is far from flat, the more serious consideration for the modem designer is the group delay response, which ranges from between 0 milliseconds at 1000 Hz to approximately 2.5 milliseconds at 3300 Hz. At a transmission rate of 2400 pulses per second, the effect of this irregular group delay is to smear each received pulse over several pulse intervals. This phenomenon is known as 'intersymbol interference.' It can be removed by convolving the received signal with a function which is the inverse of the channel impulse response. Unfortunately, the details of that response depend upon the characteristics of the line, and thus they will change every time a new connection is made and will vary during the course of a lengthy transmission. The solution is to pass the signal through an adaptive equalizer, simply a FIR filter whose coefficients bk are systematically updated.

A simplified block diagram of a digital modem, shown in Figure 8-18, will be helpful before considering the operation of the adaptive equalizer in more detail. At the transmitter, the bit stream is converted into a

waveform using either phase-shift keying (PSK) or a combination of PSK and amplitude-shift keying (ASK). The resulting sequence is typically complex. This complex signal is filtered and modulated to a center frequency, which after D-to-A conversion will be centered at about 1800 Hz. These are all tasks which can be implemented easily on the TMS32010. At the receiver, the signal is demodulated, filtered, and passed through the adaptive equalizer. The output of the equalizer is decoded in order to reproduce the desired bit stream and this decision is also fed back to the adaptive equalizer.






FIGURE 8-18 — BLOCK DIAGRAM OF A DIGITAL MODEM

In describing the operation of the adaptive equalizer, the k^{th} filter coefficient at time n is denoted as $b_k[n]$. Then if x[n] and y[n] denote the input and output, respectively, of the equalizer:

$$y[n] = \sum_{k=0}^{M} b_k[n] \cdot x[n-k]$$
(45)

The filter coefficients are updated according to:

$$b_{k}[n+1] = b_{k}[n] + 2\mu \cdot x^{*}[n-k] \cdot e[n]$$
 $k = 0, 1, ..., M$ (46)

where * denotes complex conjugation and where e[n] is the difference between the actual and the desired value for y[n]. When the connection between the transmitter and the receiver is first made, a standard preamble is transmitted, which is used to adapt the receiver coefficients. During the period of actual information transmission, the error is calculated under the assumption that the signal is being correctly received and this information is fed back to the adaptive equalizer. The stepsize parameter μ controls the rate of adaption, the stability of the equalizer, and its immunity to noise. The fundamental operation of the adaptive equalizer involves (complex) sums and products. This is a task for which the TMS32010 is ideally suited.

3

8.7 REFERENCES

- [1] Oppenheim, A.V. and Schafer, R.W., DIGITAL SIGNAL PROCESSING. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.
- [2] Rabiner, L.R. and Schafer, R.W., DIGITAL PROCESSING OF SPEECH SIGNALS. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.
- [3] Rabiner, L.R. and Gold, B., THEORY AND APPLICATION OF DIGITAL SIGNAL PROCESSING. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.
- [4] Oppenheim, A.V., Willsky, A.N., with Young, I.T., SIGNALS AND SYSTEMS. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1983.
- [5] Goodman, D.J., 'The Application of Delta Modulation to Analog-to-PCM Encoding,' BELL SYSTEM TECHNICAL JOURNAL, February, 1969, 321-343.
- [6] IEEE ASSP DSP Committee, ed., PROGRAMS FOR DIGITAL SIGNAL PROCESSING. New York, NY: IEEE Press, 1979.
- [7] Gold, B. and Rader, C.M., DIGITAL PROCESSING OF SIGNALS. New York, NY: McGraw-Hill Book Co., 1969.
- [8] Kaiser, J.F., "Nonrecursive Digital Filter Design Using The I_O-sinh Window Function," PROCEEDINGS OF THE 1974 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, April, 1974, 20-23.
- [9] Fettweis, A. and Meekotter, K., "Suppression of Parasitic Oscillations in Wave Digital Filters," IEEE TRANSACTIONS CIRCUITS AND SYSTEMS, Vol. CAS-22, March, 1975, 239-246.
- [10] Schaefer, R.T., Schafer, R.W., and Mersereau, R.M., "Digital Signal Processing for Doppler Radar Signals," PROCEEDINGS OF THE 1979 INTERNATIONAL CONFERENCE OF ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, April, 1979.
- [11] Makhoul, J., "Linear Prediction: A Tutorial Review," PROCEEDINGS OF IEEE, Vol. 63., 1975, 561-580.
- [12] Markel, J.D. and Gray, A.H., LINEAR PREDICTION OF SPEECH. New York, NY: Springer-Verlag, 1976.

APPENDIX A DEVELOPMENT SUPPORT/PART ORDER INFORMATION

TMS32010 EVALUATION MODULE


- Target Connector for Full In-Circuit Emulation
- Debug Monitor Including Over 60 Commands Flexible Single Step with Software Trace with Full Prompting
- Reverse Assembler
- Transparency Mode for Host CPU Upload/
 Event Counter for One Breakpoint **Download**
- Up to Eight Instruction Breakpoints
- Execution from EVM Program Memory or Target Memory

The Evaluation Module (EVM) is a single board which enables a user to determine inexpensively if the TMS32010 meets the speed and timing requirements of the application. The EVM is a stand-alone module whch contains all the tools necessary to evaluate the TMS32010 as well as to provide full in-circuit emulation via a target connector. A powerful firmware package contains a debug monitor, editor, assembler, reverse assembler, EPROM programmer, communication software to talk to two EIA ports, and an audio cassette interface. The resident assembler will convert incoming source text into executable code in just one pass by automatically resolving labels after the first assembly pass is completed. The EVM can be configured with a dumb terminal, power supplies, and either a host computer, or an audio cassette. Either source or object code can be downloaded into the EVM via the EIA ports provided on the board.

EVM

PART NUMBER	POWER SUPPLY
TMDS 3268811-03	+5 V @ 4.0 A +12 V @ 0.6 A -12 V @ 0.4 A

The TM990/518 power supply can support the Evaluation module and also an Analog Interface Board if used together.



TMS32010 ANALOG INTERFACE BOARD


- Compatible with Evaluation module and Emulator Audio Amplifier
- 12 bit A/D Converter
- 12 bit D/A Converter
- Prototyping Wirewrap area

- +/- 10 volt analog input and output swing
- Two user definable 16 bit input latches
- A user definable 16 bit output latch


The analog interface board (AIB) is a complete analog interface board, with analog-to-digital (A/D) converter and anti-aliasing lowpass filter at the front end and digital-to-analog (D/A) converter and reconstruction lowpass filter at the back end, for use with the XDS320 Emulator and the TMS320 Evaluation Module (EVM). The AIB allows easy testing of application programs with analog input/output by providing an interface to the TMS320 via an emulation cable. A combination of features have been included on the AIB to cover most anticipated applications while still maintaining enough flexibility for future expansion.

PART NUMBER

TMDS 3268812-06



EVM/AIB System Configuration



XDS/320 MACRO ASSEMBLER/LINKER

- Macro Capabilities
- Library Functions
- Conditional Assembly
- Relocatable Modules

- Complete Error Diagnostics
- Symbol Table and Cross Reference
- Available on Several Host Computers
- Written in PASCAL


The XDS/320 Macro Assembler translates TMS32010 assembly language into executable object code. The assembler allows the programmer to work with mnemonics rather than hexidecimal machine instructions and to reference memory locations with symbolic addresses. The macro assembler supports macro calls and definitions along with conditional assembly.

The XDS/320 Linker permits a program to be designed and implemented in separate modules which will later be linked together to form the complete program. The linker assigns values to relocatable code, creating an object file which can be executed by the simulator or emulator.

The XDS/320 Macro Assembler and Linker are currently available on several host computers, including TI990(DX10), VAX (VMS), and IBM 370 (MVS) systems.

HOST	OPERATING SYSTEM	PART NUMBER	MEDIUM
TI990	DX10	TMDS3240110-08	1600 BPI MAG TAPE
DEC VAX	VMS	TMDS3240210-08	1600 BPI MAG TAPE
IBM 370	MVS	TMDS3240310-08	1600 BPI MAG TAPE

For additional host support, please contact your local TI Field Sales Office.



XDS/320 SIMULATOR

- Trace and Breakpoint Capabilities
- Full Access to Simulated Registers and Memories
- I/O Device Simulation

- Runs Object Code Generated by XDS/320 Macro Assembler/Linker
- Available on VAX (VMS)
- Written in FORTRAN

The XDS/320 Simulator is a software program that simulates operation of the TMS32010 to allow program verification. The debug mode enables the user to monitor the state of the simulated TMS32010 while the program is executing. The simulator program uses the TMS32010 object code, produced by the XDS/320 Macro Assembler/Linker. During program execution, the internal registers and memory of the simulated TMS32010 are modified as each instruction is interpreted by the host computer. Once program execution is suspended, the internal registers and both program and data memories can be inspected and/or modified. The XDS/320 Simulator is currently available on the VAX (VMS).

HOST	OPERATING SYSTEM	PART NUMBER	MEDIUM
DEC VAX	VMS	TMDC3240211-18	1600 BPI MAG TAPE

XDS/320 EMULATOR

- 20-MHz Operation (Full In-Circuit Emulation)
- Up to Ten Software Breakpoints
- 4K Words of Program Memory for User Code
- Full Emulation of Microcomputer or Microprocessor Modes
- Use of Target System Crystal, Internal Crystal, or External Clock Signal
- Hardware Breakpoint on Program, Data, or I/O Conditions


- 2K of Full-Speed Hardware Trace
- Single Step
- Reverse Assembler
- Host-Independent Upload/Download Capabilities to/from Program or Data Memory
- Ability to Inspect and Modify All Internal Registers, Program and Data Memory

The XDS/320 Emulator is a self-contained system that has all the features necessary for real-time in-circuit emulation. This allows integration of the hardware and software in the debug mode. By setting breakpoints based on internal conditions or external events, execution of the program can be suspended and control given to the debug mode. In the debug mode, all registers and memory locations can be inspected and modified. Single-step execution is available. Full trace capabilities at full speed and a reverse assembler that translates machine code back into assembly instructions are also included to increase debugging productivity. The system provides three EIA ports so that the emulator can be interfaced with a host computer, terminal, printer, or PROM programmer. Using a standard EIA port, the object file produced by the macro assembler/linker can be downloaded into the emulator. The emulator then can be controlled through a terminal.


PART NUMBER TMDS3262210



TMS320 NOMENCLATURE



DEVELOPMENT FLOWCHART



[†]TMX units shipped against the following disclaimer:

- 1) Experimental product and its reliability has not been characterized.
- 2) Product is sold "as is."
- 3) Not warranted to be exemplary of final production version if or when released by Texas Instruments.

- 1) Customer understands that the product purchased hereunder has not been fully characterized and the expectation of quality and reliability cannot be defined; therefore, Texas Instruments standard warranty refers only to the device's specifications.
- 2) No warranty of merchantability or fitness is expressed or implied.
- Versions of the TMS320(M)10 at extended temperature (-40°/+85°C) and military processed/military temperature (-55°/+125°C) are in plan. Contact your local sales office for details.

[‡]TMP units shipped against the following disclaimer:

AUSTRALIA

Texas Instruments Australia Limited

6-10 Talavera Road North Ryde, N.S.W. 2113 Telephone: 887.1122 Telex: AA 25685

AUSTRIA

Texas Instruments GmbH

Industriestrasse B/16 A-2345 Brunn/Gebirge Telephone: (02236) 846210 Telex: 79304

BELGIUM

S.A. Texas Instruments Belgium N.V.

Raketstraat, 100 Rue de la Fusée 1130 Brussels Telephone: (02) 720 8000 Telex: 61161

DENMARK

Texas Instruments A.S.

Marielundvej 46E 2730 Herlev Telephone: (02) 917400 Telex: 35123

EIRE

Texas Instruments (Ireland)

25 St. Stephen's Green Dublin 2 Telephone: Dublin 609222

FINLAND

Texas Instruments Finland OY Teollisuuskatu 19D

00510 Helsinki 51 Telephone: (90) 701 31 33

Telex: 121457

FRANCE

Texas Instruments France

Boite Postale 5 06270 Villeneuve Loubet Telephone: (93) 200101 Telex: 470127

GERMANY

Texas Instruments Deutschland GmbH

Haggertystrasse 1 8050 Freising Telephone: 08161 800 Telex: 526529

HOLLAND

Texas Instruments Holland B.V.

PO Box 12995 1100 AZ Amsterdam Zuid-Oost Telephone: (020) 5602911 Telex: 12196

ITALY

Texas Instruments Semiconduttori Italia S.P.A.

Divisione Semiconduttori Viale delle Scienze 1 02015 Cittaducale (Rieti) Telephone: (0746) 6941 Telex: 611003



Creating useful products and services for you.

NORWAY

Texas Instruments Norway A.S.

PB 106 Refstad (Sinsenun) Oslo 5

Telephone: (02) 155090

SPAIN

Texas Instruments Espana S.A.

C/Jose Lázaro Galdiano No. 6 16 Madrid Telephone: (34) 1-4581458

Telex: 23634

SWEDEN

Texas Instruments International Trade Corpn.

Norra Hamnvagen 3 100 54 Stockholm Telephone: (08) 235480 Telex: 10377

SWITZERLAND

Texas Instruments Switzerland A.G.

Riedstrasse 6 CH-8953 Dietikon Telephone: (01) 74 02 220

Telex: 56260

UNITED KINGDOM

Regional Technology Centre Texas Instruments Limited

Manton Lane Bedford MK41 7PA Telephone: (0234) 67466 Telex: 82178

Technical Enquiry Service Telephone: (0234) 223000





